From: Jim Wilson <jimw@sifive.com>
To: qemu-devel@nongnu.org
Cc: qemu-riscv@nongnu.org, Jim Wilson <jimw@sifive.com>
Subject: [Qemu-devel] [PATCH 0/5 v3] RISC-V: Add gdb xml files and gdbstub support.
Date: Tue, 29 Jan 2019 18:49:00 -0800 [thread overview]
Message-ID: <CAFyWVaZ5tQq4eGaZiPBq7172PB_x3JCqV6c2xo=wSJdgbJakKQ@mail.gmail.com> (raw)
This is the 3rd version of the patch set, updated as per the review
from Richard and Alistair, and updated for current top of tree. Parts
1 and 2 are the same. Part 3 is smaller because some of it was moved
to part 5. Part 5 is bigger because it received part of part 3.
Parts 4 and 5 have changed because the csr support was rewritten. The
illegal instruction traps are no longer inside the csr support code,
but it still has mode checks that I need to disable, so I still need a
debugger mode, but it doesn't do as much as before. Also, what was
one function is now about one hundred functions, so rather than add a
debugger parameter to lots of functions that don't need it, I put it
in the CPURISCVState struct. This also helps fix a bug, because
debugger mode is only appropriate for system qemu, and should not be
enabled for user qemu. The new patch set gets this right. As a
result of this, part 4 also ends up smaller, and part 5 is rewritten a
bit to use the new interface to the csr support. Otherwise it is
effectively the same code as before.
Jim
WARNING: multiple messages have this Message-ID (diff)
From: Jim Wilson <jimw@sifive.com>
To: qemu-devel@nongnu.org
Cc: qemu-riscv@nongnu.org, Jim Wilson <jimw@sifive.com>
Subject: [Qemu-riscv] [PATCH 0/5 v3] RISC-V: Add gdb xml files and gdbstub support.
Date: Tue, 29 Jan 2019 18:49:00 -0800 [thread overview]
Message-ID: <CAFyWVaZ5tQq4eGaZiPBq7172PB_x3JCqV6c2xo=wSJdgbJakKQ@mail.gmail.com> (raw)
This is the 3rd version of the patch set, updated as per the review
from Richard and Alistair, and updated for current top of tree. Parts
1 and 2 are the same. Part 3 is smaller because some of it was moved
to part 5. Part 5 is bigger because it received part of part 3.
Parts 4 and 5 have changed because the csr support was rewritten. The
illegal instruction traps are no longer inside the csr support code,
but it still has mode checks that I need to disable, so I still need a
debugger mode, but it doesn't do as much as before. Also, what was
one function is now about one hundred functions, so rather than add a
debugger parameter to lots of functions that don't need it, I put it
in the CPURISCVState struct. This also helps fix a bug, because
debugger mode is only appropriate for system qemu, and should not be
enabled for user qemu. The new patch set gets this right. As a
result of this, part 4 also ends up smaller, and part 5 is rewritten a
bit to use the new interface to the csr support. Otherwise it is
effectively the same code as before.
Jim
next reply other threads:[~2019-01-30 2:49 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-01-30 2:49 Jim Wilson [this message]
2019-01-30 2:49 ` [Qemu-riscv] [PATCH 0/5 v3] RISC-V: Add gdb xml files and gdbstub support Jim Wilson
2019-01-30 2:54 ` [Qemu-devel] [PATCH 1/5 v3] RISC-V: Add 32-bit gdb xml files Jim Wilson
2019-01-30 2:54 ` [Qemu-riscv] " Jim Wilson
2019-02-06 23:52 ` [Qemu-devel] " Alistair Francis
2019-02-06 23:52 ` [Qemu-riscv] " Alistair Francis
2019-01-30 2:55 ` [Qemu-devel] [PATCH 2/5 v3] RISC-V: Add 64-bit " Jim Wilson
2019-01-30 2:55 ` [Qemu-riscv] " Jim Wilson
2019-02-06 23:53 ` [Qemu-devel] " Alistair Francis
2019-02-06 23:53 ` [Qemu-riscv] " Alistair Francis
2019-01-30 2:55 ` [Qemu-devel] [PATCH 3/5 v3] RISC-V: Fixes to CSR_* register macros Jim Wilson
2019-01-30 2:55 ` [Qemu-riscv] " Jim Wilson
2019-02-06 23:54 ` [Qemu-devel] " Alistair Francis
2019-02-06 23:54 ` [Qemu-riscv] " Alistair Francis
2019-01-30 2:56 ` [Qemu-devel] [PATCH 4/5 v3] RISC-V: Add debug support for accessing CSRs Jim Wilson
2019-01-30 2:56 ` [Qemu-riscv] " Jim Wilson
2019-02-06 23:55 ` [Qemu-devel] " Alistair Francis
2019-02-06 23:55 ` [Qemu-riscv] " Alistair Francis
2019-01-30 2:57 ` [Qemu-devel] [PATCH 5/5 v3] RISC-V: Add hooks to use the gdb xml files Jim Wilson
2019-01-30 2:57 ` [Qemu-riscv] " Jim Wilson
2019-02-07 0:04 ` [Qemu-devel] " Alistair Francis
2019-02-07 0:04 ` [Qemu-riscv] " Alistair Francis
2019-02-07 2:05 ` Jim Wilson
2019-02-07 2:05 ` [Qemu-riscv] " Jim Wilson
2019-02-07 12:04 ` Richard Henderson
2019-02-07 12:04 ` [Qemu-riscv] " Richard Henderson
2019-02-08 18:16 ` Alistair Francis
2019-02-08 18:16 ` [Qemu-riscv] " Alistair Francis
2019-02-08 19:08 ` Jim Wilson
2019-02-08 19:08 ` [Qemu-riscv] " Jim Wilson
2019-02-08 19:28 ` Alistair Francis
2019-02-08 19:28 ` [Qemu-riscv] " Alistair Francis
2019-02-11 18:17 ` Palmer Dabbelt
2019-02-11 18:17 ` [Qemu-riscv] " Palmer Dabbelt
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAFyWVaZ5tQq4eGaZiPBq7172PB_x3JCqV6c2xo=wSJdgbJakKQ@mail.gmail.com' \
--to=jimw@sifive.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.