From: Jagan Teki <jagan@amarulasolutions.com>
To: u-boot@lists.denx.de
Subject: [PATCH v11 18/18] doc: sifive: fu540: Add description for OpenSBI generic platform
Date: Wed, 20 May 2020 00:26:29 +0530 [thread overview]
Message-ID: <CAMty3ZCKCRnWiQzSoufaEBZzybeoJHSbq+1zAWbsnn-6P89aXg@mail.gmail.com> (raw)
In-Reply-To: <20200519070346.24479-19-pragnesh.patel@sifive.com>
On Tue, May 19, 2020 at 12:35 PM Pragnesh Patel
<pragnesh.patel@sifive.com> wrote:
>
> OpenSBI generic platform support provides platform specific
> functionality based on the FDT passed by previous booting stage.
>
> Depends on OpenSBI commit:
> platform: Add generic FDT based platform support
> (sha1: f1aa9e54e00006ae70aeac638d5b75093520f65d)
>
> Signed-off-by: Pragnesh Patel <pragnesh.patel@sifive.com>
> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
> ---
Reviewed-by: Jagan Teki <jagan@amarulasolutions.com>
next prev parent reply other threads:[~2020-05-19 18:56 UTC|newest]
Thread overview: 50+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-19 7:03 [PATCH v11 00/18] RISC-V SiFive FU540 support SPL Pragnesh Patel
2020-05-19 7:03 ` [PATCH v11 01/18] misc: add driver for the SiFive otp controller Pragnesh Patel
2020-05-19 18:38 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 02/18] riscv: sifive: fu540: Use OTP DM driver for serial environment variable Pragnesh Patel
2020-05-19 18:40 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 03/18] riscv: Add _image_binary_end for SPL Pragnesh Patel
2020-05-19 18:42 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 04/18] lib: Makefile: build crc7.c when CONFIG_MMC_SPI Pragnesh Patel
2020-05-19 18:43 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 05/18] riscv: sifive: dts: fu540: Add board -u-boot.dtsi files Pragnesh Patel
2020-05-19 18:45 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 06/18] sifive: fu540: add ddr driver Pragnesh Patel
2020-05-19 8:42 ` Bin Meng
2020-05-19 7:03 ` [PATCH v11 07/18] sifive: dts: fu540: Add DDR controller and phy register settings Pragnesh Patel
2020-05-19 18:47 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 08/18] riscv: sifive: dts: fu540: add U-Boot dmc node Pragnesh Patel
2020-05-19 18:48 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 09/18] clk: sifive: fu540-prci: Add clock enable and disable ops Pragnesh Patel
2020-05-19 18:50 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 10/18] clk: sifive: fu540-prci: Add ddr clock initialization Pragnesh Patel
2020-05-19 18:51 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 11/18] clk: sifive: fu540-prci: Release ethernet clock reset Pragnesh Patel
2020-05-19 16:17 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 12/18] riscv: dts: sifive: Sync hifive-unleashed-a00 dts from linux Pragnesh Patel
2020-05-19 18:52 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 13/18] riscv: cpu: fu540: Add support for cpu fu540 Pragnesh Patel
2020-05-19 18:54 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 14/18] riscv: sifive: fu540: add SPL configuration Pragnesh Patel
2020-05-19 18:55 ` Jagan Teki
2020-05-19 7:03 ` [PATCH v11 15/18] sifive: fu540: Add sample SD gpt partition layout Pragnesh Patel
2020-05-20 13:59 ` Bin Meng
2020-05-20 14:20 ` Pragnesh Patel
2020-05-19 7:03 ` [PATCH v11 16/18] sifive: fu540: Add U-Boot proper sector start Pragnesh Patel
2020-05-19 7:03 ` [PATCH v11 17/18] configs: fu540: Add config options for U-Boot SPL Pragnesh Patel
2020-05-19 16:13 ` Jagan Teki
2020-05-20 7:30 ` Pragnesh Patel
2020-05-19 7:03 ` [PATCH v11 18/18] doc: sifive: fu540: Add description for OpenSBI generic platform Pragnesh Patel
2020-05-19 18:56 ` Jagan Teki [this message]
[not found] ` <CAEUhbmWJHmLw0nZY1nkq8A7rZ4oe4tPzaVjzM1SoA1VUwtNoXw@mail.gmail.com>
[not found] ` <752D002CFF5D0F4FA35C0100F1D73F3FA470B54D@ATCPCS16.andestech.com>
2020-05-20 3:07 ` [PATCH v11 00/18] RISC-V SiFive FU540 support SPL Rick Chen
2020-05-20 6:06 ` Sean Anderson
2020-05-20 6:32 ` Bin Meng
2020-05-20 6:38 ` Sean Anderson
2020-05-20 6:46 ` Bin Meng
2020-05-20 7:29 ` Pragnesh Patel
2020-05-20 7:36 ` Bin Meng
2020-05-20 7:41 ` Pragnesh Patel
2020-05-20 10:24 ` Bin Meng
2020-05-20 11:52 ` Pragnesh Patel
2020-05-20 13:45 ` Bin Meng
2020-05-20 13:55 ` Pragnesh Patel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAMty3ZCKCRnWiQzSoufaEBZzybeoJHSbq+1zAWbsnn-6P89aXg@mail.gmail.com \
--to=jagan@amarulasolutions.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.