All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Ruinland Chuan-Tzu Tsa(蔡傳資)" <ruinland@andestech.com>
To: Bin Meng <bmeng.cn@gmail.com>,
	Alistair Francis <Alistair.Francis@wdc.com>
Cc: wangjunqiang <wangjunqiang@iscas.ac.cn>,
	"Bin Meng" <bin.meng@windriver.com>,
	"open list:RISC-V" <qemu-riscv@nongnu.org>,
	"qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
	"Dylan Dai-Rong Jhong(鍾岱融)" <dylan@andestech.com>
Subject: Re: [RFC PATCH v4 3/4] Adding Andes AX25 and A25 CPU model
Date: Fri, 6 Aug 2021 06:11:59 +0000	[thread overview]
Message-ID: <SG2PR03MB4263ED48818608B30AE3C801D5F39@SG2PR03MB4263.apcprd03.prod.outlook.com> (raw)
In-Reply-To: <CAEUhbmU=PN0K+jQzYsbw+0WK6C6w85t2tNGhW0uHJMgfeKvCfw@mail.gmail.com>

[-- Attachment #1: Type: text/plain, Size: 1388 bytes --]

Hi Bin and Alistair,

>> Adding Andes AX25 and A25 CPU model into cpu.h and cpu.c without

> The latest RISC-V core from Andes is AX45 and A45. Should we just
> support the latest one?

Maybe we can have them all ?
AX25 and A25 is still in production, and we still have new clients using these CPU models.

>> +static void ax25_cpu_init(Object *obj)
>nits: for name consistency, should be rv64_andes_ax25_cpu_init()

Will do.


>> +static void a25_cpu_init(Object *obj)
>nits: rv32_andes_a25_cpu_init()

Will do.

> +{
> +    CPURISCVState *env = &RISCV_CPU(obj)->env;
> +    set_misa(env, RV32 | RVI | RVM | RVA | RVF | RVD | RVC | RVS | RVU);
> +    set_priv_version(env, PRIV_VERSION_1_10_0);
> +}
>  #endif
>

> Regards,
> Bin

My sincere regards,
Ruinland
CONFIDENTIALITY NOTICE:

This e-mail (and its attachments) may contain confidential and legally privileged information or information protected from disclosure. If you are not the intended recipient, you are hereby notified that any disclosure, copying, distribution, or use of the information contained herein is strictly prohibited. In this case, please immediately notify the sender by return e-mail, delete the message (and any accompanying documents) and destroy all printed hard copies. Thank you for your cooperation.

Copyright ANDES TECHNOLOGY CORPORATION - All Rights Reserved.

[-- Attachment #2: Type: text/html, Size: 2877 bytes --]

WARNING: multiple messages have this Message-ID (diff)
From: "Ruinland Chuan-Tzu Tsa(蔡傳資)" <ruinland@andestech.com>
To: Bin Meng <bmeng.cn@gmail.com>,
	Alistair Francis <Alistair.Francis@wdc.com>
Cc: "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
	"open list:RISC-V" <qemu-riscv@nongnu.org>,
	wangjunqiang <wangjunqiang@iscas.ac.cn>,
	"Bin Meng" <bin.meng@windriver.com>,
	"Dylan Dai-Rong Jhong(鍾岱融)" <dylan@andestech.com>
Subject: Re: [RFC PATCH v4 3/4] Adding Andes AX25 and A25 CPU model
Date: Fri, 6 Aug 2021 06:11:59 +0000	[thread overview]
Message-ID: <SG2PR03MB4263ED48818608B30AE3C801D5F39@SG2PR03MB4263.apcprd03.prod.outlook.com> (raw)
In-Reply-To: <CAEUhbmU=PN0K+jQzYsbw+0WK6C6w85t2tNGhW0uHJMgfeKvCfw@mail.gmail.com>

[-- Attachment #1: Type: text/plain, Size: 1388 bytes --]

Hi Bin and Alistair,

>> Adding Andes AX25 and A25 CPU model into cpu.h and cpu.c without

> The latest RISC-V core from Andes is AX45 and A45. Should we just
> support the latest one?

Maybe we can have them all ?
AX25 and A25 is still in production, and we still have new clients using these CPU models.

>> +static void ax25_cpu_init(Object *obj)
>nits: for name consistency, should be rv64_andes_ax25_cpu_init()

Will do.


>> +static void a25_cpu_init(Object *obj)
>nits: rv32_andes_a25_cpu_init()

Will do.

> +{
> +    CPURISCVState *env = &RISCV_CPU(obj)->env;
> +    set_misa(env, RV32 | RVI | RVM | RVA | RVF | RVD | RVC | RVS | RVU);
> +    set_priv_version(env, PRIV_VERSION_1_10_0);
> +}
>  #endif
>

> Regards,
> Bin

My sincere regards,
Ruinland
CONFIDENTIALITY NOTICE:

This e-mail (and its attachments) may contain confidential and legally privileged information or information protected from disclosure. If you are not the intended recipient, you are hereby notified that any disclosure, copying, distribution, or use of the information contained herein is strictly prohibited. In this case, please immediately notify the sender by return e-mail, delete the message (and any accompanying documents) and destroy all printed hard copies. Thank you for your cooperation.

Copyright ANDES TECHNOLOGY CORPORATION - All Rights Reserved.

[-- Attachment #2: Type: text/html, Size: 2877 bytes --]

  reply	other threads:[~2021-08-06  6:13 UTC|newest]

Thread overview: 34+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-08-05 17:56 [RFC PATCH v4 0/4] Add basic support for custom CSR Ruinland Chuan-Tzu Tsai
2021-08-05 17:56 ` Ruinland Chuan-Tzu Tsai
2021-08-05 17:56 ` [RFC PATCH v4 1/4] Add options to config/meson files " Ruinland Chuan-Tzu Tsai
2021-08-05 17:56   ` Ruinland Chuan-Tzu Tsai
2021-08-06  2:39   ` Bin Meng
2021-08-06  2:39     ` Bin Meng
2021-08-06  2:41     ` Bin Meng
2021-08-06  2:41       ` Bin Meng
2021-08-05 17:56 ` [RFC PATCH v4 2/4] Adding basic custom/vendor CSR handling mechanism Ruinland Chuan-Tzu Tsai
2021-08-05 17:56   ` Ruinland Chuan-Tzu Tsai
2021-08-06  3:35   ` Bin Meng
2021-08-06  3:35     ` Bin Meng
2021-08-06  6:07     ` Ruinland Chuan-Tzu Tsa(蔡傳資)
2021-08-06  6:07       ` Ruinland Chuan-Tzu Tsa(蔡傳資)
2021-08-06  6:19       ` Bin Meng
2021-08-06  6:19         ` Bin Meng
2021-08-13  5:20   ` Alistair Francis
2021-08-13  5:20     ` Alistair Francis
2021-08-05 17:56 ` [RFC PATCH v4 3/4] Adding Andes AX25 and A25 CPU model Ruinland Chuan-Tzu Tsai
2021-08-05 17:56   ` Ruinland Chuan-Tzu Tsai
2021-08-06  3:40   ` Bin Meng
2021-08-06  3:40     ` Bin Meng
2021-08-06  6:11     ` Ruinland Chuan-Tzu Tsa(蔡傳資) [this message]
2021-08-06  6:11       ` Ruinland Chuan-Tzu Tsa(蔡傳資)
2021-08-06  9:50       ` Bin Meng
2021-08-06  9:50         ` Bin Meng
2021-08-13  5:23         ` Alistair Francis
2021-08-13  5:23           ` Alistair Francis
2021-08-05 17:56 ` [RFC PATCH v4 4/4] Enable custom CSR logic for Andes AX25 and A25 Ruinland Chuan-Tzu Tsai
2021-08-05 17:56   ` Ruinland Chuan-Tzu Tsai
2021-08-06  6:14   ` Bin Meng
2021-08-06  6:14     ` Bin Meng
2021-08-13  5:33 ` [RFC PATCH v4 0/4] Add basic support for custom CSR Alistair Francis
2021-08-13  5:33   ` Alistair Francis

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=SG2PR03MB4263ED48818608B30AE3C801D5F39@SG2PR03MB4263.apcprd03.prod.outlook.com \
    --to=ruinland@andestech.com \
    --cc=Alistair.Francis@wdc.com \
    --cc=bin.meng@windriver.com \
    --cc=bmeng.cn@gmail.com \
    --cc=dylan@andestech.com \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-riscv@nongnu.org \
    --cc=wangjunqiang@iscas.ac.cn \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.