All of lore.kernel.org
 help / color / mirror / Atom feed
From: Tomasz Figa <tfiga@chromium.org>
To: Yong Wu <yong.wu@mediatek.com>
Cc: Joerg Roedel <joro@8bytes.org>,
	Matthias Brugger <matthias.bgg@gmail.com>,
	Rob Herring <robh+dt@kernel.org>, Will Deacon <will@kernel.org>,
	Robin Murphy <robin.murphy@arm.com>,
	youlin.pei@mediatek.com, devicetree@vger.kernel.org,
	Nicolas Boichat <drinkcat@chromium.org>,
	srv_heupstream@mediatek.com, chao.hao@mediatek.com,
	linux-kernel@vger.kernel.org, Evan Green <evgreen@chromium.org>,
	Tomasz Figa <tfiga@google.com>,
	iommu@lists.linux-foundation.org,
	linux-mediatek@lists.infradead.org,
	Krzysztof Kozlowski <krzk@kernel.org>,
	anan.sun@mediatek.com, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v5 04/27] dt-bindings: memory: mediatek: Add domain definition
Date: Wed, 23 Dec 2020 17:15:38 +0900	[thread overview]
Message-ID: <X+L8qpO+T7+U2s5r@chromium.org> (raw)
In-Reply-To: <20201209080102.26626-5-yong.wu@mediatek.com>

Hi Yong,

On Wed, Dec 09, 2020 at 04:00:39PM +0800, Yong Wu wrote:
> In the latest SoC, there are several HW IP require a sepecial iova
> range, mainly CCU and VPU has this requirement. Take CCU as a example,
> CCU require its iova locate in the range(0x4000_0000 ~ 0x43ff_ffff).

Is this really a domain? Does the address range come from the design of
the IOMMU?

Best regards,
Tomasz

> 
> In this patch we add a domain definition for the special port. In the
> example of CCU, If we preassign CCU port in domain1, then iommu driver
> will prepare a independent iommu domain of the special iova range for it,
> then the iova got from dma_alloc_attrs(ccu-dev) will locate in its special
> range.
> 
> This is a preparing patch for multi-domain support.
> 
> Signed-off-by: Yong Wu <yong.wu@mediatek.com>
> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
> Acked-by: Rob Herring <robh@kernel.org>
> ---
>  include/dt-bindings/memory/mtk-smi-larb-port.h | 9 ++++++++-
>  1 file changed, 8 insertions(+), 1 deletion(-)
> 
> diff --git a/include/dt-bindings/memory/mtk-smi-larb-port.h b/include/dt-bindings/memory/mtk-smi-larb-port.h
> index 7d64103209af..2d4c973c174f 100644
> --- a/include/dt-bindings/memory/mtk-smi-larb-port.h
> +++ b/include/dt-bindings/memory/mtk-smi-larb-port.h
> @@ -7,9 +7,16 @@
>  #define __DT_BINDINGS_MEMORY_MTK_MEMORY_PORT_H_
>  
>  #define MTK_LARB_NR_MAX			32
> +#define MTK_M4U_DOM_NR_MAX		8
> +
> +#define MTK_M4U_DOM_ID(domid, larb, port)	\
> +	(((domid) & 0x7) << 16 | (((larb) & 0x1f) << 5) | ((port) & 0x1f))
> +
> +/* The default dom id is 0. */
> +#define MTK_M4U_ID(larb, port)		MTK_M4U_DOM_ID(0, larb, port)
>  
> -#define MTK_M4U_ID(larb, port)		(((larb) << 5) | (port))
>  #define MTK_M4U_TO_LARB(id)		(((id) >> 5) & 0x1f)
>  #define MTK_M4U_TO_PORT(id)		((id) & 0x1f)
> +#define MTK_M4U_TO_DOM(id)		(((id) >> 16) & 0x7)
>  
>  #endif
> -- 
> 2.18.0
> 
> _______________________________________________
> iommu mailing list
> iommu@lists.linux-foundation.org
> https://lists.linuxfoundation.org/mailman/listinfo/iommu

WARNING: multiple messages have this Message-ID (diff)
From: Tomasz Figa <tfiga@chromium.org>
To: Yong Wu <yong.wu@mediatek.com>
Cc: youlin.pei@mediatek.com, devicetree@vger.kernel.org,
	Nicolas Boichat <drinkcat@chromium.org>,
	srv_heupstream@mediatek.com, Tomasz Figa <tfiga@google.com>,
	Will Deacon <will@kernel.org>,
	linux-kernel@vger.kernel.org, Evan Green <evgreen@chromium.org>,
	chao.hao@mediatek.com, iommu@lists.linux-foundation.org,
	Rob Herring <robh+dt@kernel.org>,
	linux-mediatek@lists.infradead.org,
	Krzysztof Kozlowski <krzk@kernel.org>,
	Matthias Brugger <matthias.bgg@gmail.com>,
	anan.sun@mediatek.com, Robin Murphy <robin.murphy@arm.com>,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v5 04/27] dt-bindings: memory: mediatek: Add domain definition
Date: Wed, 23 Dec 2020 17:15:38 +0900	[thread overview]
Message-ID: <X+L8qpO+T7+U2s5r@chromium.org> (raw)
In-Reply-To: <20201209080102.26626-5-yong.wu@mediatek.com>

Hi Yong,

On Wed, Dec 09, 2020 at 04:00:39PM +0800, Yong Wu wrote:
> In the latest SoC, there are several HW IP require a sepecial iova
> range, mainly CCU and VPU has this requirement. Take CCU as a example,
> CCU require its iova locate in the range(0x4000_0000 ~ 0x43ff_ffff).

Is this really a domain? Does the address range come from the design of
the IOMMU?

Best regards,
Tomasz

> 
> In this patch we add a domain definition for the special port. In the
> example of CCU, If we preassign CCU port in domain1, then iommu driver
> will prepare a independent iommu domain of the special iova range for it,
> then the iova got from dma_alloc_attrs(ccu-dev) will locate in its special
> range.
> 
> This is a preparing patch for multi-domain support.
> 
> Signed-off-by: Yong Wu <yong.wu@mediatek.com>
> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
> Acked-by: Rob Herring <robh@kernel.org>
> ---
>  include/dt-bindings/memory/mtk-smi-larb-port.h | 9 ++++++++-
>  1 file changed, 8 insertions(+), 1 deletion(-)
> 
> diff --git a/include/dt-bindings/memory/mtk-smi-larb-port.h b/include/dt-bindings/memory/mtk-smi-larb-port.h
> index 7d64103209af..2d4c973c174f 100644
> --- a/include/dt-bindings/memory/mtk-smi-larb-port.h
> +++ b/include/dt-bindings/memory/mtk-smi-larb-port.h
> @@ -7,9 +7,16 @@
>  #define __DT_BINDINGS_MEMORY_MTK_MEMORY_PORT_H_
>  
>  #define MTK_LARB_NR_MAX			32
> +#define MTK_M4U_DOM_NR_MAX		8
> +
> +#define MTK_M4U_DOM_ID(domid, larb, port)	\
> +	(((domid) & 0x7) << 16 | (((larb) & 0x1f) << 5) | ((port) & 0x1f))
> +
> +/* The default dom id is 0. */
> +#define MTK_M4U_ID(larb, port)		MTK_M4U_DOM_ID(0, larb, port)
>  
> -#define MTK_M4U_ID(larb, port)		(((larb) << 5) | (port))
>  #define MTK_M4U_TO_LARB(id)		(((id) >> 5) & 0x1f)
>  #define MTK_M4U_TO_PORT(id)		((id) & 0x1f)
> +#define MTK_M4U_TO_DOM(id)		(((id) >> 16) & 0x7)
>  
>  #endif
> -- 
> 2.18.0
> 
> _______________________________________________
> iommu mailing list
> iommu@lists.linux-foundation.org
> https://lists.linuxfoundation.org/mailman/listinfo/iommu
_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu

WARNING: multiple messages have this Message-ID (diff)
From: Tomasz Figa <tfiga@chromium.org>
To: Yong Wu <yong.wu@mediatek.com>
Cc: youlin.pei@mediatek.com, devicetree@vger.kernel.org,
	Nicolas Boichat <drinkcat@chromium.org>,
	srv_heupstream@mediatek.com, Tomasz Figa <tfiga@google.com>,
	Will Deacon <will@kernel.org>, Joerg Roedel <joro@8bytes.org>,
	linux-kernel@vger.kernel.org, Evan Green <evgreen@chromium.org>,
	chao.hao@mediatek.com, iommu@lists.linux-foundation.org,
	Rob Herring <robh+dt@kernel.org>,
	linux-mediatek@lists.infradead.org,
	Krzysztof Kozlowski <krzk@kernel.org>,
	Matthias Brugger <matthias.bgg@gmail.com>,
	anan.sun@mediatek.com, Robin Murphy <robin.murphy@arm.com>,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v5 04/27] dt-bindings: memory: mediatek: Add domain definition
Date: Wed, 23 Dec 2020 17:15:38 +0900	[thread overview]
Message-ID: <X+L8qpO+T7+U2s5r@chromium.org> (raw)
In-Reply-To: <20201209080102.26626-5-yong.wu@mediatek.com>

Hi Yong,

On Wed, Dec 09, 2020 at 04:00:39PM +0800, Yong Wu wrote:
> In the latest SoC, there are several HW IP require a sepecial iova
> range, mainly CCU and VPU has this requirement. Take CCU as a example,
> CCU require its iova locate in the range(0x4000_0000 ~ 0x43ff_ffff).

Is this really a domain? Does the address range come from the design of
the IOMMU?

Best regards,
Tomasz

> 
> In this patch we add a domain definition for the special port. In the
> example of CCU, If we preassign CCU port in domain1, then iommu driver
> will prepare a independent iommu domain of the special iova range for it,
> then the iova got from dma_alloc_attrs(ccu-dev) will locate in its special
> range.
> 
> This is a preparing patch for multi-domain support.
> 
> Signed-off-by: Yong Wu <yong.wu@mediatek.com>
> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
> Acked-by: Rob Herring <robh@kernel.org>
> ---
>  include/dt-bindings/memory/mtk-smi-larb-port.h | 9 ++++++++-
>  1 file changed, 8 insertions(+), 1 deletion(-)
> 
> diff --git a/include/dt-bindings/memory/mtk-smi-larb-port.h b/include/dt-bindings/memory/mtk-smi-larb-port.h
> index 7d64103209af..2d4c973c174f 100644
> --- a/include/dt-bindings/memory/mtk-smi-larb-port.h
> +++ b/include/dt-bindings/memory/mtk-smi-larb-port.h
> @@ -7,9 +7,16 @@
>  #define __DT_BINDINGS_MEMORY_MTK_MEMORY_PORT_H_
>  
>  #define MTK_LARB_NR_MAX			32
> +#define MTK_M4U_DOM_NR_MAX		8
> +
> +#define MTK_M4U_DOM_ID(domid, larb, port)	\
> +	(((domid) & 0x7) << 16 | (((larb) & 0x1f) << 5) | ((port) & 0x1f))
> +
> +/* The default dom id is 0. */
> +#define MTK_M4U_ID(larb, port)		MTK_M4U_DOM_ID(0, larb, port)
>  
> -#define MTK_M4U_ID(larb, port)		(((larb) << 5) | (port))
>  #define MTK_M4U_TO_LARB(id)		(((id) >> 5) & 0x1f)
>  #define MTK_M4U_TO_PORT(id)		((id) & 0x1f)
> +#define MTK_M4U_TO_DOM(id)		(((id) >> 16) & 0x7)
>  
>  #endif
> -- 
> 2.18.0
> 
> _______________________________________________
> iommu mailing list
> iommu@lists.linux-foundation.org
> https://lists.linuxfoundation.org/mailman/listinfo/iommu

_______________________________________________
Linux-mediatek mailing list
Linux-mediatek@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-mediatek

WARNING: multiple messages have this Message-ID (diff)
From: Tomasz Figa <tfiga@chromium.org>
To: Yong Wu <yong.wu@mediatek.com>
Cc: youlin.pei@mediatek.com, devicetree@vger.kernel.org,
	Nicolas Boichat <drinkcat@chromium.org>,
	srv_heupstream@mediatek.com, Tomasz Figa <tfiga@google.com>,
	Will Deacon <will@kernel.org>, Joerg Roedel <joro@8bytes.org>,
	linux-kernel@vger.kernel.org, Evan Green <evgreen@chromium.org>,
	chao.hao@mediatek.com, iommu@lists.linux-foundation.org,
	Rob Herring <robh+dt@kernel.org>,
	linux-mediatek@lists.infradead.org,
	Krzysztof Kozlowski <krzk@kernel.org>,
	Matthias Brugger <matthias.bgg@gmail.com>,
	anan.sun@mediatek.com, Robin Murphy <robin.murphy@arm.com>,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v5 04/27] dt-bindings: memory: mediatek: Add domain definition
Date: Wed, 23 Dec 2020 17:15:38 +0900	[thread overview]
Message-ID: <X+L8qpO+T7+U2s5r@chromium.org> (raw)
In-Reply-To: <20201209080102.26626-5-yong.wu@mediatek.com>

Hi Yong,

On Wed, Dec 09, 2020 at 04:00:39PM +0800, Yong Wu wrote:
> In the latest SoC, there are several HW IP require a sepecial iova
> range, mainly CCU and VPU has this requirement. Take CCU as a example,
> CCU require its iova locate in the range(0x4000_0000 ~ 0x43ff_ffff).

Is this really a domain? Does the address range come from the design of
the IOMMU?

Best regards,
Tomasz

> 
> In this patch we add a domain definition for the special port. In the
> example of CCU, If we preassign CCU port in domain1, then iommu driver
> will prepare a independent iommu domain of the special iova range for it,
> then the iova got from dma_alloc_attrs(ccu-dev) will locate in its special
> range.
> 
> This is a preparing patch for multi-domain support.
> 
> Signed-off-by: Yong Wu <yong.wu@mediatek.com>
> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
> Acked-by: Rob Herring <robh@kernel.org>
> ---
>  include/dt-bindings/memory/mtk-smi-larb-port.h | 9 ++++++++-
>  1 file changed, 8 insertions(+), 1 deletion(-)
> 
> diff --git a/include/dt-bindings/memory/mtk-smi-larb-port.h b/include/dt-bindings/memory/mtk-smi-larb-port.h
> index 7d64103209af..2d4c973c174f 100644
> --- a/include/dt-bindings/memory/mtk-smi-larb-port.h
> +++ b/include/dt-bindings/memory/mtk-smi-larb-port.h
> @@ -7,9 +7,16 @@
>  #define __DT_BINDINGS_MEMORY_MTK_MEMORY_PORT_H_
>  
>  #define MTK_LARB_NR_MAX			32
> +#define MTK_M4U_DOM_NR_MAX		8
> +
> +#define MTK_M4U_DOM_ID(domid, larb, port)	\
> +	(((domid) & 0x7) << 16 | (((larb) & 0x1f) << 5) | ((port) & 0x1f))
> +
> +/* The default dom id is 0. */
> +#define MTK_M4U_ID(larb, port)		MTK_M4U_DOM_ID(0, larb, port)
>  
> -#define MTK_M4U_ID(larb, port)		(((larb) << 5) | (port))
>  #define MTK_M4U_TO_LARB(id)		(((id) >> 5) & 0x1f)
>  #define MTK_M4U_TO_PORT(id)		((id) & 0x1f)
> +#define MTK_M4U_TO_DOM(id)		(((id) >> 16) & 0x7)
>  
>  #endif
> -- 
> 2.18.0
> 
> _______________________________________________
> iommu mailing list
> iommu@lists.linux-foundation.org
> https://lists.linuxfoundation.org/mailman/listinfo/iommu

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2020-12-23  8:16 UTC|newest]

Thread overview: 226+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-12-09  8:00 [PATCH v5 00/27] MT8192 IOMMU support Yong Wu
2020-12-09  8:00 ` Yong Wu
2020-12-09  8:00 ` Yong Wu
2020-12-09  8:00 ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 01/27] dt-bindings: iommu: mediatek: Convert IOMMU to DT schema Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 02/27] dt-bindings: memory: mediatek: Add a common larb-port header file Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 03/27] dt-bindings: memory: mediatek: Extend LARB_NR_MAX to 32 Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 04/27] dt-bindings: memory: mediatek: Add domain definition Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-23  8:15   ` Tomasz Figa [this message]
2020-12-23  8:15     ` Tomasz Figa
2020-12-23  8:15     ` Tomasz Figa
2020-12-23  8:15     ` Tomasz Figa
2020-12-24 11:26     ` Yong Wu
2020-12-24 11:26       ` Yong Wu
2020-12-24 11:26       ` Yong Wu
2020-12-24 11:26       ` Yong Wu
2021-01-13  5:22       ` Tomasz Figa
2021-01-13  5:22         ` Tomasz Figa
2021-01-13  5:22         ` Tomasz Figa
2021-01-13  5:22         ` Tomasz Figa
2020-12-09  8:00 ` [PATCH v5 05/27] dt-bindings: memory: mediatek: Rename header guard for SMI header file Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09 12:12   ` Krzysztof Kozlowski
2020-12-09 12:12     ` Krzysztof Kozlowski
2020-12-09 12:12     ` Krzysztof Kozlowski
2020-12-09 12:12     ` Krzysztof Kozlowski
2020-12-11  3:26   ` Rob Herring
2020-12-11  3:26     ` Rob Herring
2020-12-11  3:26     ` Rob Herring
2020-12-11  3:26     ` Rob Herring
2020-12-09  8:00 ` [PATCH v5 06/27] dt-bindings: mediatek: Add binding for mt8192 IOMMU Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09 12:13   ` Krzysztof Kozlowski
2020-12-09 12:13     ` Krzysztof Kozlowski
2020-12-09 12:13     ` Krzysztof Kozlowski
2020-12-09 12:13     ` Krzysztof Kozlowski
2020-12-23  8:18   ` Tomasz Figa
2020-12-23  8:18     ` Tomasz Figa
2020-12-23  8:18     ` Tomasz Figa
2020-12-23  8:18     ` Tomasz Figa
2020-12-24 11:35     ` Yong Wu
2020-12-24 11:35       ` Yong Wu
2020-12-24 11:35       ` Yong Wu
2020-12-24 11:35       ` Yong Wu
2021-01-13  5:30       ` Tomasz Figa
2021-01-13  5:30         ` Tomasz Figa
2021-01-13  5:30         ` Tomasz Figa
2021-01-13  5:30         ` Tomasz Figa
2021-01-13  6:45         ` Yong Wu
2021-01-13  6:45           ` Yong Wu
2021-01-13  6:45           ` Yong Wu
2021-01-13  6:45           ` Yong Wu
2021-01-20  4:15           ` Tomasz Figa
2021-01-20  4:15             ` Tomasz Figa
2021-01-20  4:15             ` Tomasz Figa
2021-01-20  4:15             ` Tomasz Figa
2021-01-20  7:07             ` Yong Wu
2021-01-20  7:07               ` Yong Wu
2021-01-20  7:07               ` Yong Wu
2021-01-20  7:07               ` Yong Wu
2021-01-25  4:18               ` Tomasz Figa
2021-01-25  4:18                 ` Tomasz Figa
2021-01-25  4:18                 ` Tomasz Figa
2021-01-25  4:18                 ` Tomasz Figa
2021-01-25  7:33                 ` Yong Wu
2021-01-25  7:33                   ` Yong Wu
2021-01-25  7:33                   ` Yong Wu
2021-01-25  7:33                   ` Yong Wu
2021-01-29 11:45                   ` Tomasz Figa
2021-01-29 11:45                     ` Tomasz Figa
2021-01-29 11:45                     ` Tomasz Figa
2021-02-01  5:36                     ` Yong Wu
2021-02-01  5:36                       ` Yong Wu
2021-02-01  5:36                       ` Yong Wu
2021-02-01  5:36                       ` Yong Wu
2021-02-01 10:44                     ` Robin Murphy
2021-02-01 10:44                       ` Robin Murphy
2021-02-01 10:44                       ` Robin Murphy
2021-02-01 10:44                       ` Robin Murphy
2021-02-09 11:05                       ` Tomasz Figa
2021-02-09 11:05                         ` Tomasz Figa
2021-02-09 11:05                         ` Tomasz Figa
2020-12-09  8:00 ` [PATCH v5 07/27] iommu/mediatek: Use the common mtk-smi-larb-port.h Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 08/27] iommu/io-pgtable-arm-v7s: Use ias to check the valid iova in unmap Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 09/27] iommu/io-pgtable-arm-v7s: Extend PA34 for MediaTek Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-23  8:20   ` Tomasz Figa
2020-12-23  8:20     ` Tomasz Figa
2020-12-23  8:20     ` Tomasz Figa
2020-12-23  8:20     ` Tomasz Figa
2020-12-29 11:17     ` Yong Wu
2020-12-29 11:17       ` Yong Wu
2020-12-29 11:17       ` Yong Wu
2020-12-29 11:17       ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 10/27] iommu/io-pgtable-arm-v7s: Clarify LVL_SHIFT/BITS macro Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 11/27] iommu/io-pgtable-arm-v7s: Add cfg as a param in some macros Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 12/27] iommu/io-pgtable-arm-v7s: Quad lvl1 pgtable for MediaTek Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 13/27] iommu/mediatek: Add a flag for iova_34 bit case Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 14/27] iommu/mediatek: Move hw_init into attach_device Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 15/27] iommu/mediatek: Add fail handle for sysfs_add and device_register Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-23  8:25   ` Tomasz Figa
2020-12-23  8:25     ` Tomasz Figa
2020-12-23  8:25     ` Tomasz Figa
2020-12-23  8:25     ` Tomasz Figa
2020-12-29 11:00     ` Yong Wu
2020-12-29 11:00       ` Yong Wu
2020-12-29 11:00       ` Yong Wu
2020-12-29 11:00       ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 16/27] iommu/mediatek: Add device link for smi-common and m4u Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-23  8:29   ` Tomasz Figa
2020-12-23  8:29     ` Tomasz Figa
2020-12-23  8:29     ` Tomasz Figa
2020-12-23  8:29     ` Tomasz Figa
2020-12-29 11:25     ` Yong Wu
2020-12-29 11:25       ` Yong Wu
2020-12-29 11:25       ` Yong Wu
2020-12-29 11:25       ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 17/27] iommu/mediatek: Add pm runtime callback Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-23  8:32   ` Tomasz Figa
2020-12-23  8:32     ` Tomasz Figa
2020-12-23  8:32     ` Tomasz Figa
2020-12-23  8:32     ` Tomasz Figa
2020-12-29 11:06     ` Yong Wu
2020-12-29 11:06       ` Yong Wu
2020-12-29 11:06       ` Yong Wu
2020-12-29 11:06       ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 18/27] iommu/mediatek: Add power-domain operation Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-23  8:36   ` Tomasz Figa
2020-12-23  8:36     ` Tomasz Figa
2020-12-23  8:36     ` Tomasz Figa
2020-12-23  8:36     ` Tomasz Figa
2020-12-29 11:06     ` Yong Wu
2020-12-29 11:06       ` Yong Wu
2020-12-29 11:06       ` Yong Wu
2020-12-29 11:06       ` Yong Wu
2021-01-08  9:54       ` Tomasz Figa
2021-01-08  9:54         ` Tomasz Figa
2021-01-08  9:54         ` Tomasz Figa
2021-01-08  9:54         ` Tomasz Figa
2020-12-09  8:00 ` [PATCH v5 19/27] iommu/mediatek: Add iova reserved function Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 20/27] iommu/mediatek: Add single domain Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 21/27] iommu/mediatek: Support master use iova over 32bit Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 22/27] iommu/mediatek: Support up to 34bit iova in tlb flush Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 23/27] iommu/mediatek: Support report iova 34bit translation fault in ISR Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00 ` [PATCH v5 24/27] iommu/mediatek: Add support for multi domain Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:00   ` Yong Wu
2020-12-09  8:01 ` [PATCH v5 25/27] iommu/mediatek: Adjust the structure Yong Wu
2020-12-09  8:01   ` Yong Wu
2020-12-09  8:01   ` Yong Wu
2020-12-09  8:01   ` Yong Wu
2020-12-09  8:01 ` [PATCH v5 26/27] iommu/mediatek: Add mt8192 support Yong Wu
2020-12-09  8:01   ` Yong Wu
2020-12-09  8:01   ` Yong Wu
2020-12-09  8:01   ` Yong Wu
2020-12-09  8:01 ` [PATCH v5 27/27] MAINTAINERS: Add entry for MediaTek IOMMU Yong Wu
2020-12-09  8:01   ` Yong Wu
2020-12-09  8:01   ` Yong Wu
2020-12-09  8:01   ` Yong Wu

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=X+L8qpO+T7+U2s5r@chromium.org \
    --to=tfiga@chromium.org \
    --cc=anan.sun@mediatek.com \
    --cc=chao.hao@mediatek.com \
    --cc=devicetree@vger.kernel.org \
    --cc=drinkcat@chromium.org \
    --cc=evgreen@chromium.org \
    --cc=iommu@lists.linux-foundation.org \
    --cc=joro@8bytes.org \
    --cc=krzk@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mediatek@lists.infradead.org \
    --cc=matthias.bgg@gmail.com \
    --cc=robh+dt@kernel.org \
    --cc=robin.murphy@arm.com \
    --cc=srv_heupstream@mediatek.com \
    --cc=tfiga@google.com \
    --cc=will@kernel.org \
    --cc=yong.wu@mediatek.com \
    --cc=youlin.pei@mediatek.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.