From: Phil Edworthy <phil.edworthy@renesas.com>
To: Arnd Bergmann <arnd@arndb.de>,
Catalin Marinas <catalin.marinas@arm.com>,
Liviu Dudau <Liviu.Dudau@arm.com>
Cc: Yijing Wang <wangyijing@huawei.com>,
Rob Herring <robherring2@gmail.com>,
Bjorn Helgaas <bhelgaas@google.com>,
Rob Herring <robh+dt@kernel.org>,
"Jason Gunthorpe" <jgunthorpe@obsidianresearch.com>,
Benjamin Herrenschmidt <benh@kernel.crashing.org>,
Will Deacon <Will.Deacon@arm.com>,
Russell King <linux@arm.linux.org.uk>,
linux-pci <linux-pci@vger.kernel.org>,
"Linus Walleij" <linus.walleij@linaro.org>,
Tanmay Inamdar <tinamdar@apm.com>,
"Grant Likely" <grant.likely@secretlab.ca>,
Sinan Kaya <okaya@codeaurora.org>,
"Jingoo Han" <jg1.han@samsung.com>,
Kukjin Kim <kgene.kim@samsung.com>,
"Suravee Suthikulanit" <suravee.suthikulpanit@amd.com>,
linux-arch <linux-arch@vger.kernel.org>,
LKML <linux-kernel@vger.kernel.org>,
"Device Tree ML" <devicetree@vger.kernel.org>,
LAKML <linux-arm-kernel@lists.infradead.org>,
"grant.likely@linaro.org" <grant.likely@linaro.org>
Subject: RE: [PATCH v10 07/10] OF: Introduce helper function for getting PCI domain_nr
Date: Thu, 11 Sep 2014 14:11:05 +0000 [thread overview]
Message-ID: <ae98d68652f1495a857f081c3a6aecb2@HKXPR06MB168.apcprd06.prod.outlook.com> (raw)
In-Reply-To: <2908259.jgJNuDxCCa@wuerfel>
Hi,
On 10 September 2014 19:20, Arnd wrote:
> On Tuesday 09 September 2014 12:20:54 Catalin Marinas wrote:
> >
> > We can assume that if a domain is not specified and there is a single
> > top level PCIe node, the domain defaults to 0. Are there any arm32
> > platforms that require multiple domains (and do not specify a number in
> > the DT)?
>
> In theory, I think all of them could work with a single domain, but then
> you need to partition the bus number space between the host controllers,
> so you have the exact same situation that you either need to make up
> random bus numbers or put them in DT.
>
> Using multiple domains is way cleaner for this, even if we have to
> make up the numbers.
Maybe this is a stupid question, but why would you want to specify the domain
in the DT at all? Doesn't every instance of a driver imply a separate domain?
Thanks
Phil
WARNING: multiple messages have this Message-ID (diff)
From: phil.edworthy@renesas.com (Phil Edworthy)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v10 07/10] OF: Introduce helper function for getting PCI domain_nr
Date: Thu, 11 Sep 2014 14:11:05 +0000 [thread overview]
Message-ID: <ae98d68652f1495a857f081c3a6aecb2@HKXPR06MB168.apcprd06.prod.outlook.com> (raw)
In-Reply-To: <2908259.jgJNuDxCCa@wuerfel>
Hi,
On 10 September 2014 19:20, Arnd wrote:
> On Tuesday 09 September 2014 12:20:54 Catalin Marinas wrote:
> >
> > We can assume that if a domain is not specified and there is a single
> > top level PCIe node, the domain defaults to 0. Are there any arm32
> > platforms that require multiple domains (and do not specify a number in
> > the DT)?
>
> In theory, I think all of them could work with a single domain, but then
> you need to partition the bus number space between the host controllers,
> so you have the exact same situation that you either need to make up
> random bus numbers or put them in DT.
>
> Using multiple domains is way cleaner for this, even if we have to
> make up the numbers.
Maybe this is a stupid question, but why would you want to specify the domain
in the DT at all? Doesn't every instance of a driver imply a separate domain?
Thanks
Phil
next prev parent reply other threads:[~2014-09-11 14:11 UTC|newest]
Thread overview: 121+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-09-08 13:54 [PATCH v10 00/10] Support for creating generic PCI host bridges from DT Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` [PATCH v10 01/10] Fix ioport_map() for !CONFIG_GENERIC_IOMAP cases Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` [PATCH v10 02/10] PCI: Introduce helper functions to deal with PCI I/O ranges Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` [PATCH v10 03/10] ARM: Define PCI_IOBASE as the base of virtual PCI IO space Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` [PATCH v10 04/10] PCI: OF: Fix the conversion of IO ranges into IO resources Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` [PATCH v10 05/10] PCI: Create pci_host_bridge before its associated bus in pci_create_root_bus Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` [PATCH v10 06/10] PCI: Introduce generic domain handling for PCI busses Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 14:03 ` Catalin Marinas
2014-09-08 14:03 ` Catalin Marinas
2014-09-08 14:05 ` Liviu Dudau
2014-09-08 14:05 ` Liviu Dudau
2014-09-08 13:54 ` [PATCH v10 07/10] OF: Introduce helper function for getting PCI domain_nr Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 14:27 ` Rob Herring
2014-09-08 14:27 ` Rob Herring
2014-09-08 14:54 ` Liviu Dudau
2014-09-08 14:54 ` Liviu Dudau
2014-09-08 15:27 ` Rob Herring
2014-09-08 15:27 ` Rob Herring
2014-09-08 15:59 ` Liviu Dudau
2014-09-08 15:59 ` Liviu Dudau
2014-09-08 16:39 ` Jason Gunthorpe
2014-09-08 16:39 ` Jason Gunthorpe
2014-09-09 5:54 ` Yijing Wang
2014-09-09 5:54 ` Yijing Wang
2014-09-09 8:46 ` Liviu Dudau
2014-09-09 8:46 ` Liviu Dudau
2014-09-09 8:46 ` Liviu Dudau
2014-09-09 9:16 ` Arnd Bergmann
2014-09-09 9:16 ` Arnd Bergmann
2014-09-09 9:16 ` Arnd Bergmann
2014-09-09 11:20 ` Catalin Marinas
2014-09-09 11:20 ` Catalin Marinas
2014-09-09 11:20 ` Catalin Marinas
2014-09-10 18:19 ` Arnd Bergmann
2014-09-10 18:19 ` Arnd Bergmann
2014-09-10 18:19 ` Arnd Bergmann
2014-09-11 14:11 ` Phil Edworthy [this message]
2014-09-11 14:11 ` Phil Edworthy
2014-09-11 14:49 ` Arnd Bergmann
2014-09-11 14:49 ` Arnd Bergmann
2014-09-11 14:49 ` Arnd Bergmann
2014-09-09 14:17 ` Bjorn Helgaas
2014-09-09 14:17 ` Bjorn Helgaas
2014-09-09 14:17 ` Bjorn Helgaas
2014-09-09 9:30 ` Yijing Wang
2014-09-09 9:30 ` Yijing Wang
2014-09-09 9:30 ` Yijing Wang
2014-09-09 14:11 ` Liviu Dudau
2014-09-09 14:11 ` Liviu Dudau
2014-09-09 14:11 ` Liviu Dudau
2014-09-10 1:44 ` Yijing Wang
2014-09-10 1:44 ` Yijing Wang
2014-09-10 1:44 ` Yijing Wang
2014-09-09 14:26 ` Bjorn Helgaas
2014-09-09 14:26 ` Bjorn Helgaas
2014-09-09 14:26 ` Bjorn Helgaas
2014-09-09 15:41 ` Jason Gunthorpe
2014-09-09 15:41 ` Jason Gunthorpe
2014-09-09 15:41 ` Jason Gunthorpe
2014-09-10 2:44 ` Rob Herring
2014-09-10 2:44 ` Rob Herring
2014-09-10 2:44 ` Rob Herring
2014-09-10 16:32 ` Jason Gunthorpe
2014-09-10 16:32 ` Jason Gunthorpe
2014-09-10 16:32 ` Jason Gunthorpe
2014-09-10 19:36 ` Rob Herring
2014-09-10 1:55 ` Yijing Wang
2014-09-10 1:55 ` Yijing Wang
2014-09-10 1:55 ` Yijing Wang
2014-09-10 13:04 ` Liviu Dudau
2014-09-10 13:04 ` Liviu Dudau
2014-09-10 13:04 ` Liviu Dudau
2014-09-10 13:04 ` Liviu Dudau
2014-09-08 13:54 ` [PATCH v10 08/10] OF: PCI: Add support for parsing PCI host bridge resources from DT Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-09 13:35 ` Lorenzo Pieralisi
2014-09-09 13:35 ` Lorenzo Pieralisi
2014-09-10 14:22 ` Liviu Dudau
2014-09-10 14:22 ` Liviu Dudau
2014-09-10 15:10 ` Lorenzo Pieralisi
2014-09-10 15:10 ` Lorenzo Pieralisi
2014-09-10 15:32 ` Liviu Dudau
2014-09-10 15:32 ` Liviu Dudau
2014-09-10 16:37 ` Lorenzo Pieralisi
2014-09-10 16:37 ` Lorenzo Pieralisi
2014-09-10 16:53 ` Liviu Dudau
2014-09-10 16:53 ` Liviu Dudau
2014-09-10 16:53 ` Liviu Dudau
2014-09-10 17:06 ` Lorenzo Pieralisi
2014-09-10 17:06 ` Lorenzo Pieralisi
2014-09-08 13:54 ` [PATCH v10 09/10] PCI: Assign unassigned bus resources in pci_scan_root_bus() Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-12 10:13 ` Suravee Suthikulpanit
2014-09-12 10:13 ` Suravee Suthikulpanit
2014-09-12 10:34 ` Liviu Dudau
2014-09-12 10:34 ` Liviu Dudau
2014-09-08 13:54 ` [PATCH v10 10/10] PCI: Introduce pci_remap_iospace() for remapping PCI I/O bus resources into CPU space Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 13:54 ` Liviu Dudau
2014-09-08 16:07 ` [PATCH v10 00/10] Support for creating generic PCI host bridges from DT Liviu Dudau
2014-09-08 16:07 ` Liviu Dudau
2014-09-08 16:07 ` Liviu Dudau
2014-09-12 8:25 ` Suravee Suthikulpanit
2014-09-12 8:25 ` Suravee Suthikulpanit
2014-09-12 9:30 ` Liviu Dudau
2014-09-12 9:30 ` Liviu Dudau
2014-09-12 10:00 ` Suravee Suthikulpanit
2014-09-12 10:00 ` Suravee Suthikulpanit
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ae98d68652f1495a857f081c3a6aecb2@HKXPR06MB168.apcprd06.prod.outlook.com \
--to=phil.edworthy@renesas.com \
--cc=Liviu.Dudau@arm.com \
--cc=Will.Deacon@arm.com \
--cc=arnd@arndb.de \
--cc=benh@kernel.crashing.org \
--cc=bhelgaas@google.com \
--cc=catalin.marinas@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=grant.likely@linaro.org \
--cc=grant.likely@secretlab.ca \
--cc=jg1.han@samsung.com \
--cc=jgunthorpe@obsidianresearch.com \
--cc=kgene.kim@samsung.com \
--cc=linus.walleij@linaro.org \
--cc=linux-arch@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=okaya@codeaurora.org \
--cc=robh+dt@kernel.org \
--cc=robherring2@gmail.com \
--cc=suravee.suthikulpanit@amd.com \
--cc=tinamdar@apm.com \
--cc=wangyijing@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.