From: Alistair Francis <Alistair.Francis@wdc.com> To: "paul.walmsley@sifive.com" <paul.walmsley@sifive.com>, "palmer@dabbelt.com" <palmer@dabbelt.com>, "linux-riscv@lists.infradead.org" <linux-riscv@lists.infradead.org>, Atish Patra <Atish.Patra@wdc.com>, "bmeng.cn@gmail.com" <bmeng.cn@gmail.com>, Anup Patel <Anup.Patel@wdc.com>, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org> Cc: "bin.meng@windriver.com" <bin.meng@windriver.com> Subject: Re: [PATCH] riscv: Add SiFive drivers to rv32_defconfig Date: Thu, 16 Jul 2020 16:39:15 +0000 [thread overview] Message-ID: <edca7c9e9a8934fc66d09c7056e92a6aa7f0d645.camel@wdc.com> (raw) In-Reply-To: <1594874393-23620-1-git-send-email-bmeng.cn@gmail.com> On Wed, 2020-07-15 at 21:39 -0700, Bin Meng wrote: > From: Bin Meng <bin.meng@windriver.com> > > This adds SiFive drivers to rv32_defconfig, to keep in sync with the > 64-bit config. This is useful when testing 32-bit kernel with QEMU > 'sifive_u' 32-bit machine. > > Signed-off-by: Bin Meng <bin.meng@windriver.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Alistair > --- > > arch/riscv/configs/rv32_defconfig | 5 +++++ > 1 file changed, 5 insertions(+) > > diff --git a/arch/riscv/configs/rv32_defconfig > b/arch/riscv/configs/rv32_defconfig > index 05bbf52..8759501 100644 > --- a/arch/riscv/configs/rv32_defconfig > +++ b/arch/riscv/configs/rv32_defconfig > @@ -14,6 +14,7 @@ CONFIG_CHECKPOINT_RESTORE=y > CONFIG_BLK_DEV_INITRD=y > CONFIG_EXPERT=y > CONFIG_BPF_SYSCALL=y > +CONFIG_SOC_SIFIVE=y > CONFIG_SOC_VIRT=y > CONFIG_ARCH_RV32I=y > CONFIG_SMP=y > @@ -61,6 +62,8 @@ CONFIG_HVC_RISCV_SBI=y > CONFIG_VIRTIO_CONSOLE=y > CONFIG_HW_RANDOM=y > CONFIG_HW_RANDOM_VIRTIO=y > +CONFIG_SPI=y > +CONFIG_SPI_SIFIVE=y > # CONFIG_PTP_1588_CLOCK is not set > CONFIG_POWER_RESET=y > CONFIG_DRM=y > @@ -76,6 +79,8 @@ CONFIG_USB_OHCI_HCD=y > CONFIG_USB_OHCI_HCD_PLATFORM=y > CONFIG_USB_STORAGE=y > CONFIG_USB_UAS=y > +CONFIG_MMC=y > +CONFIG_MMC_SPI=y > CONFIG_RTC_CLASS=y > CONFIG_VIRTIO_PCI=y > CONFIG_VIRTIO_BALLOON=y
WARNING: multiple messages have this Message-ID (diff)
From: Alistair Francis <Alistair.Francis@wdc.com> To: "paul.walmsley@sifive.com" <paul.walmsley@sifive.com>, "palmer@dabbelt.com" <palmer@dabbelt.com>, "linux-riscv@lists.infradead.org" <linux-riscv@lists.infradead.org>, Atish Patra <Atish.Patra@wdc.com>, "bmeng.cn@gmail.com" <bmeng.cn@gmail.com>, Anup Patel <Anup.Patel@wdc.com>, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org> Cc: "bin.meng@windriver.com" <bin.meng@windriver.com> Subject: Re: [PATCH] riscv: Add SiFive drivers to rv32_defconfig Date: Thu, 16 Jul 2020 16:39:15 +0000 [thread overview] Message-ID: <edca7c9e9a8934fc66d09c7056e92a6aa7f0d645.camel@wdc.com> (raw) In-Reply-To: <1594874393-23620-1-git-send-email-bmeng.cn@gmail.com> On Wed, 2020-07-15 at 21:39 -0700, Bin Meng wrote: > From: Bin Meng <bin.meng@windriver.com> > > This adds SiFive drivers to rv32_defconfig, to keep in sync with the > 64-bit config. This is useful when testing 32-bit kernel with QEMU > 'sifive_u' 32-bit machine. > > Signed-off-by: Bin Meng <bin.meng@windriver.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Alistair > --- > > arch/riscv/configs/rv32_defconfig | 5 +++++ > 1 file changed, 5 insertions(+) > > diff --git a/arch/riscv/configs/rv32_defconfig > b/arch/riscv/configs/rv32_defconfig > index 05bbf52..8759501 100644 > --- a/arch/riscv/configs/rv32_defconfig > +++ b/arch/riscv/configs/rv32_defconfig > @@ -14,6 +14,7 @@ CONFIG_CHECKPOINT_RESTORE=y > CONFIG_BLK_DEV_INITRD=y > CONFIG_EXPERT=y > CONFIG_BPF_SYSCALL=y > +CONFIG_SOC_SIFIVE=y > CONFIG_SOC_VIRT=y > CONFIG_ARCH_RV32I=y > CONFIG_SMP=y > @@ -61,6 +62,8 @@ CONFIG_HVC_RISCV_SBI=y > CONFIG_VIRTIO_CONSOLE=y > CONFIG_HW_RANDOM=y > CONFIG_HW_RANDOM_VIRTIO=y > +CONFIG_SPI=y > +CONFIG_SPI_SIFIVE=y > # CONFIG_PTP_1588_CLOCK is not set > CONFIG_POWER_RESET=y > CONFIG_DRM=y > @@ -76,6 +79,8 @@ CONFIG_USB_OHCI_HCD=y > CONFIG_USB_OHCI_HCD_PLATFORM=y > CONFIG_USB_STORAGE=y > CONFIG_USB_UAS=y > +CONFIG_MMC=y > +CONFIG_MMC_SPI=y > CONFIG_RTC_CLASS=y > CONFIG_VIRTIO_PCI=y > CONFIG_VIRTIO_BALLOON=y _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2020-07-16 16:39 UTC|newest] Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-07-16 4:39 [PATCH] riscv: Add SiFive drivers to rv32_defconfig Bin Meng 2020-07-16 4:39 ` Bin Meng 2020-07-16 13:13 ` Anup Patel 2020-07-16 13:13 ` Anup Patel 2020-07-16 16:39 ` Alistair Francis [this message] 2020-07-16 16:39 ` Alistair Francis 2020-08-18 9:29 ` Bin Meng 2020-08-18 9:29 ` Bin Meng 2020-08-20 18:00 ` Palmer Dabbelt 2020-08-20 18:00 ` Palmer Dabbelt
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=edca7c9e9a8934fc66d09c7056e92a6aa7f0d645.camel@wdc.com \ --to=alistair.francis@wdc.com \ --cc=Anup.Patel@wdc.com \ --cc=Atish.Patra@wdc.com \ --cc=bin.meng@windriver.com \ --cc=bmeng.cn@gmail.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=palmer@dabbelt.com \ --cc=paul.walmsley@sifive.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.