From: Geert Uytterhoeven <geert+renesas@glider.be> To: Magnus Damm <magnus.damm@gmail.com> Cc: linux-renesas-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Geert Uytterhoeven <geert+renesas@glider.be> Subject: [PATCH 0/5] arm64: dts: renesas: r8a779g0: CPU topology improvements Date: Mon, 14 Nov 2022 13:48:59 +0100 [thread overview] Message-ID: <cover.1668429870.git.geert+renesas@glider.be> (raw) Hi all, Currently, the R-Car V4H DTS describes a single Cortex-A76 CPU core only. This patch series completes the description of the Cortex-A76 clusters by describing L3 caches, CPU cores 1-3, CPU map, PSCI for CPU bring up, CPUIdle, CPU core clocks, and CPU core operating points. This has been tested on the White-Hawk development board, where now all 4 Cortex-A76 CPU cores are available after boot. All but the first CPU core can be controlled from sysfs (/sys/*/*/cpu/cpu[0-3]/online). CPU core performance follows the CPU core clocks, when changing the frequency of the latter. I plan to queue this in renesas-devel for v6.2. Thanks for your comments! Geert Uytterhoeven (5): arm64: dts: renesas: r8a779g0: Add L3 cache controller arm64: dts: renesas: r8a779g0: Add secondary CA76 CPU cores arm64: dts: renesas: r8a779g0: Add CPUIdle support arm64: dts: renesas: r8a779g0: Add CPU core clocks arm64: dts: renesas: r8a779g0: Add CA76 operating points arch/arm64/boot/dts/renesas/r8a779g0.dtsi | 130 +++++++++++++++++++++- 1 file changed, 125 insertions(+), 5 deletions(-) -- 2.25.1 Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds
WARNING: multiple messages have this Message-ID (diff)
From: Geert Uytterhoeven <geert+renesas@glider.be> To: Magnus Damm <magnus.damm@gmail.com> Cc: linux-renesas-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Geert Uytterhoeven <geert+renesas@glider.be> Subject: [PATCH 0/5] arm64: dts: renesas: r8a779g0: CPU topology improvements Date: Mon, 14 Nov 2022 13:48:59 +0100 [thread overview] Message-ID: <cover.1668429870.git.geert+renesas@glider.be> (raw) Hi all, Currently, the R-Car V4H DTS describes a single Cortex-A76 CPU core only. This patch series completes the description of the Cortex-A76 clusters by describing L3 caches, CPU cores 1-3, CPU map, PSCI for CPU bring up, CPUIdle, CPU core clocks, and CPU core operating points. This has been tested on the White-Hawk development board, where now all 4 Cortex-A76 CPU cores are available after boot. All but the first CPU core can be controlled from sysfs (/sys/*/*/cpu/cpu[0-3]/online). CPU core performance follows the CPU core clocks, when changing the frequency of the latter. I plan to queue this in renesas-devel for v6.2. Thanks for your comments! Geert Uytterhoeven (5): arm64: dts: renesas: r8a779g0: Add L3 cache controller arm64: dts: renesas: r8a779g0: Add secondary CA76 CPU cores arm64: dts: renesas: r8a779g0: Add CPUIdle support arm64: dts: renesas: r8a779g0: Add CPU core clocks arm64: dts: renesas: r8a779g0: Add CA76 operating points arch/arm64/boot/dts/renesas/r8a779g0.dtsi | 130 +++++++++++++++++++++- 1 file changed, 125 insertions(+), 5 deletions(-) -- 2.25.1 Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2022-11-14 12:49 UTC|newest] Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-11-14 12:48 Geert Uytterhoeven [this message] 2022-11-14 12:48 ` [PATCH 0/5] arm64: dts: renesas: r8a779g0: CPU topology improvements Geert Uytterhoeven 2022-11-14 12:49 ` [PATCH 1/5] arm64: dts: renesas: r8a779g0: Add L3 cache controller Geert Uytterhoeven 2022-11-14 12:49 ` Geert Uytterhoeven 2022-11-14 12:49 ` [PATCH 2/5] arm64: dts: renesas: r8a779g0: Add secondary CA76 CPU cores Geert Uytterhoeven 2022-11-14 12:49 ` Geert Uytterhoeven 2022-11-14 12:49 ` [PATCH 3/5] arm64: dts: renesas: r8a779g0: Add CPUIdle support Geert Uytterhoeven 2022-11-14 12:49 ` Geert Uytterhoeven 2022-11-14 12:49 ` [PATCH 4/5] arm64: dts: renesas: r8a779g0: Add CPU core clocks Geert Uytterhoeven 2022-11-14 12:49 ` Geert Uytterhoeven 2022-11-14 12:49 ` [PATCH 5/5] arm64: dts: renesas: r8a779g0: Add CA76 operating points Geert Uytterhoeven 2022-11-14 12:49 ` Geert Uytterhoeven
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=cover.1668429870.git.geert+renesas@glider.be \ --to=geert+renesas@glider.be \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=magnus.damm@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.