From: Geert Uytterhoeven <geert+renesas@glider.be> To: Magnus Damm <magnus.damm@gmail.com> Cc: linux-renesas-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Geert Uytterhoeven <geert+renesas@glider.be> Subject: [PATCH 1/5] arm64: dts: renesas: r8a779g0: Add L3 cache controller Date: Mon, 14 Nov 2022 13:49:00 +0100 [thread overview] Message-ID: <dfd743b32198295afb78bc0ac337ef283fa3879a.1668429870.git.geert+renesas@glider.be> (raw) In-Reply-To: <cover.1668429870.git.geert+renesas@glider.be> Describe the cache configuration for the first Cortex-A76 CPU core on the Renesas R-Car V4H (R8A779G0) SoC. Extracted from a larger patch in the BSP by Takeshi Kihara. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> --- arch/arm64/boot/dts/renesas/r8a779g0.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r8a779g0.dtsi b/arch/arm64/boot/dts/renesas/r8a779g0.dtsi index 0ea48fa18df30b6e..ef75e2603f5ac9d9 100644 --- a/arch/arm64/boot/dts/renesas/r8a779g0.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a779g0.dtsi @@ -23,6 +23,14 @@ a76_0: cpu@0 { reg = <0>; device_type = "cpu"; power-domains = <&sysc R8A779G0_PD_A1E0D0C0>; + next-level-cache = <&L3_CA76_0>; + }; + + L3_CA76_0: cache-controller-0 { + compatible = "cache"; + power-domains = <&sysc R8A779G0_PD_A2E0D0>; + cache-unified; + cache-level = <3>; }; }; -- 2.25.1
WARNING: multiple messages have this Message-ID (diff)
From: Geert Uytterhoeven <geert+renesas@glider.be> To: Magnus Damm <magnus.damm@gmail.com> Cc: linux-renesas-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Geert Uytterhoeven <geert+renesas@glider.be> Subject: [PATCH 1/5] arm64: dts: renesas: r8a779g0: Add L3 cache controller Date: Mon, 14 Nov 2022 13:49:00 +0100 [thread overview] Message-ID: <dfd743b32198295afb78bc0ac337ef283fa3879a.1668429870.git.geert+renesas@glider.be> (raw) In-Reply-To: <cover.1668429870.git.geert+renesas@glider.be> Describe the cache configuration for the first Cortex-A76 CPU core on the Renesas R-Car V4H (R8A779G0) SoC. Extracted from a larger patch in the BSP by Takeshi Kihara. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> --- arch/arm64/boot/dts/renesas/r8a779g0.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r8a779g0.dtsi b/arch/arm64/boot/dts/renesas/r8a779g0.dtsi index 0ea48fa18df30b6e..ef75e2603f5ac9d9 100644 --- a/arch/arm64/boot/dts/renesas/r8a779g0.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a779g0.dtsi @@ -23,6 +23,14 @@ a76_0: cpu@0 { reg = <0>; device_type = "cpu"; power-domains = <&sysc R8A779G0_PD_A1E0D0C0>; + next-level-cache = <&L3_CA76_0>; + }; + + L3_CA76_0: cache-controller-0 { + compatible = "cache"; + power-domains = <&sysc R8A779G0_PD_A2E0D0>; + cache-unified; + cache-level = <3>; }; }; -- 2.25.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2022-11-14 12:49 UTC|newest] Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-11-14 12:48 [PATCH 0/5] arm64: dts: renesas: r8a779g0: CPU topology improvements Geert Uytterhoeven 2022-11-14 12:48 ` Geert Uytterhoeven 2022-11-14 12:49 ` Geert Uytterhoeven [this message] 2022-11-14 12:49 ` [PATCH 1/5] arm64: dts: renesas: r8a779g0: Add L3 cache controller Geert Uytterhoeven 2022-11-14 12:49 ` [PATCH 2/5] arm64: dts: renesas: r8a779g0: Add secondary CA76 CPU cores Geert Uytterhoeven 2022-11-14 12:49 ` Geert Uytterhoeven 2022-11-14 12:49 ` [PATCH 3/5] arm64: dts: renesas: r8a779g0: Add CPUIdle support Geert Uytterhoeven 2022-11-14 12:49 ` Geert Uytterhoeven 2022-11-14 12:49 ` [PATCH 4/5] arm64: dts: renesas: r8a779g0: Add CPU core clocks Geert Uytterhoeven 2022-11-14 12:49 ` Geert Uytterhoeven 2022-11-14 12:49 ` [PATCH 5/5] arm64: dts: renesas: r8a779g0: Add CA76 operating points Geert Uytterhoeven 2022-11-14 12:49 ` Geert Uytterhoeven
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=dfd743b32198295afb78bc0ac337ef283fa3879a.1668429870.git.geert+renesas@glider.be \ --to=geert+renesas@glider.be \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=magnus.damm@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.