From: Andrew Jones <drjones@redhat.com>
To: Eric Auger <eric.auger@redhat.com>
Cc: thuth@redhat.com, kvm@vger.kernel.org, maz@kernel.org,
qemu-devel@nongnu.org, qemu-arm@nongnu.org,
andre.przywara@arm.com, kvmarm@lists.cs.columbia.edu,
eric.auger.pro@gmail.com
Subject: Re: [kvm-unit-tests PATCH v3 11/14] arm/arm64: ITS: INT functional tests
Date: Fri, 7 Feb 2020 14:15:47 +0100 [thread overview]
Message-ID: <20200207131547.rlj44nwu32xa4tyd@kamzik.brq.redhat.com> (raw)
In-Reply-To: <20200128103459.19413-12-eric.auger@redhat.com>
On Tue, Jan 28, 2020 at 11:34:56AM +0100, Eric Auger wrote:
> Triggers LPIs through the INT command.
>
> the test checks the LPI hits the right CPU and triggers
> the right LPI intid, ie. the translation is correct.
>
> Updates to the config table also are tested, along with inv
> and invall commands.
>
> Signed-off-by: Eric Auger <eric.auger@redhat.com>
>
> ---
>
> v2 -> v3:
> - add comments
> - keep the report_skip in case there aren't 4 vcpus to be able to
> run other tests in the its category.
> - fix the prefix pop
> - move its_event and its_stats to arm/gic.c
> ---
> arm/gic.c | 228 +++++++++++++++++++++++++++++++++++++++++++---
> arm/unittests.cfg | 7 ++
> 2 files changed, 224 insertions(+), 11 deletions(-)
>
> diff --git a/arm/gic.c b/arm/gic.c
> index 4d7dd03..50104b1 100644
> --- a/arm/gic.c
> +++ b/arm/gic.c
> @@ -160,6 +160,87 @@ static void ipi_handler(struct pt_regs *regs __unused)
> }
> }
>
> +static void setup_irq(handler_t handler)
> +{
> + gic_enable_defaults();
> +#ifdef __arm__
> + install_exception_handler(EXCPTN_IRQ, handler);
> +#else
> + install_irq_handler(EL1H_IRQ, handler);
> +#endif
> + local_irq_enable();
> +}
> +
> +#if defined(__aarch64__)
> +struct its_event {
> + int cpu_id;
> + int lpi_id;
> +};
> +
> +struct its_stats {
> + struct its_event expected;
> + struct its_event observed;
> +};
> +
> +static struct its_stats lpi_stats;
> +
> +static void lpi_handler(struct pt_regs *regs __unused)
> +{
> + u32 irqstat = gic_read_iar();
> + int irqnr = gic_iar_irqnr(irqstat);
> +
> + gic_write_eoir(irqstat);
> + if (irqnr < 8192)
> + report(false, "Unexpected non LPI interrupt received");
report_info
> + smp_rmb(); /* pairs with wmb in lpi_stats_expect */
> + lpi_stats.observed.cpu_id = smp_processor_id();
> + lpi_stats.observed.lpi_id = irqnr;
> + smp_wmb(); /* pairs with rmb in check_lpi_stats */
> +}
> +
> +static void lpi_stats_expect(int exp_cpu_id, int exp_lpi_id)
> +{
> + lpi_stats.expected.cpu_id = exp_cpu_id;
> + lpi_stats.expected.lpi_id = exp_lpi_id;
> + lpi_stats.observed.cpu_id = -1;
> + lpi_stats.observed.lpi_id = -1;
> + smp_wmb(); /* pairs with rmb in handler */
> +}
> +
> +static void check_lpi_stats(void)
static void check_lpi_stats(const char *testname)
{
bool pass = false;
> +{
> + mdelay(100);
> + smp_rmb(); /* pairs with wmb in lpi_handler */
> + if ((lpi_stats.observed.cpu_id != lpi_stats.expected.cpu_id) ||
> + (lpi_stats.observed.lpi_id != lpi_stats.expected.lpi_id)) {
nit: extra ()
> + if (lpi_stats.observed.cpu_id == -1 &&
> + lpi_stats.observed.lpi_id == -1) {
> + report(false,
> + "No LPI received whereas (cpuid=%d, intid=%d) "
> + "was expected", lpi_stats.expected.cpu_id,
> + lpi_stats.expected.lpi_id);
report_info
> + } else {
> + report(false, "Unexpected LPI (cpuid=%d, intid=%d)",
> + lpi_stats.observed.cpu_id,
> + lpi_stats.observed.lpi_id);
report_info
> + }
pass = false;
> + } else if (lpi_stats.expected.lpi_id != -1) {
> + report(true, "LPI %d on CPU %d", lpi_stats.observed.lpi_id,
> + lpi_stats.observed.cpu_id);
report_info
> + } else {
> + report(true, "no LPI received, as expected");
report_info
> + }
report(pass, "%s", testname);
> +}
> +
> +static void secondary_lpi_test(void)
> +{
> + setup_irq(lpi_handler);
> + cpumask_set_cpu(smp_processor_id(), &ready);
> + while (1)
> + wfi();
> +}
> +#endif
> +
> static void gicv2_ipi_send_self(void)
> {
> writel(2 << 24 | IPI_IRQ, gicv2_dist_base() + GICD_SGIR);
> @@ -217,17 +298,6 @@ static void ipi_test_smp(void)
> report_prefix_pop();
> }
>
> -static void setup_irq(handler_t handler)
> -{
> - gic_enable_defaults();
> -#ifdef __arm__
> - install_exception_handler(EXCPTN_IRQ, handler);
> -#else
> - install_irq_handler(EL1H_IRQ, handler);
> -#endif
> - local_irq_enable();
> -}
> -
> static void ipi_send(void)
> {
> setup_irq(ipi_handler);
> @@ -522,6 +592,7 @@ static void gic_test_mmio(void)
> #if defined(__arm__)
>
> static void test_its_introspection(void) {}
> +static void test_its_trigger(void) {}
>
> #else /* __arch64__ */
>
> @@ -561,6 +632,137 @@ static void test_its_introspection(void)
> report_info("collection baser entry_size = 0x%x", coll_baser->esz);
> }
>
> +static bool its_prerequisites(int nb_cpus)
> +{
> + int cpu;
> +
> + if (!gicv3_its_base()) {
> + report_skip("No ITS, skip ...");
> + return true;
> + }
> +
> + if (nr_cpus < 4) {
nr_cpus < nb_cpus, or just drop the nb_cpus parameter and hard code 4
here.
> + report_skip("Test requires at least %d vcpus", nb_cpus);
> + return true;
> + }
> +
> + stats_reset();
> +
> + setup_irq(lpi_handler);
> +
> + for_each_present_cpu(cpu) {
> + if (cpu == 0)
> + continue;
> + smp_boot_secondary(cpu, secondary_lpi_test);
> + }
> + wait_on_ready();
> +
> + its_enable_defaults();
> +
> + lpi_stats_expect(-1, -1);
> + check_lpi_stats();
> +
> + return false;
Reverse logic. I'd expect 'return true' for success.
> +}
> +
> +static void test_its_trigger(void)
> +{
> + struct its_collection *col3, *col2;
> + struct its_device *dev2, *dev7;
> +
> + if (its_prerequisites(4))
if (!its_prerequisites(...))
> + return;
> +
> + dev2 = its_create_device(2 /* dev id */, 8 /* nb_ites */);
> + dev7 = its_create_device(7 /* dev id */, 8 /* nb_ites */);
> +
> + col3 = its_create_collection(3 /* col id */, 3/* target PE */);
> + col2 = its_create_collection(2 /* col id */, 2/* target PE */);
> +
> + gicv3_lpi_set_config(8195, LPI_PROP_DEFAULT);
> + gicv3_lpi_set_config(8196, LPI_PROP_DEFAULT);
> +
> + its_send_invall(col2);
> + its_send_invall(col3);
> +
> + report_prefix_push("int");
> + /*
> + * dev=2, eventid=20 -> lpi= 8195, col=3
> + * dev=7, eventid=255 -> lpi= 8196, col=2
> + * Trigger dev2, eventid=20 and dev7, eventid=255
> + * Check both LPIs hit
> + */
> +
> + its_send_mapd(dev2, true);
> + its_send_mapd(dev7, true);
> +
> + its_send_mapc(col3, true);
> + its_send_mapc(col2, true);
> +
> + its_send_mapti(dev2, 8195 /* lpi id */,
> + 20 /* event id */, col3);
> + its_send_mapti(dev7, 8196 /* lpi id */,
> + 255 /* event id */, col2);
No need for line breaks, with the embedded comments it's hard to read
> +
> + lpi_stats_expect(3, 8195);
> + its_send_int(dev2, 20);
> + check_lpi_stats();
> +
> + lpi_stats_expect(2, 8196);
> + its_send_int(dev7, 255);
> + check_lpi_stats();
> +
> + report_prefix_pop();
I think a table of parameters and loop would be nicer than all the
repeated function calls.
> +
> + report_prefix_push("inv/invall");
> +
> + /*
> + * disable 8195, check dev2/eventid=20 does not trigger the
> + * corresponding LPI
> + */
> + gicv3_lpi_set_config(8195, LPI_PROP_DEFAULT & ~0x1);
LPI_PROP_DEFAULT & ~LPI_PROP_ENABLED
> + its_send_inv(dev2, 20);
> +
> + lpi_stats_expect(-1, -1);
> + its_send_int(dev2, 20);
> + check_lpi_stats();
> +
> + /*
> + * re-enable the LPI but willingly do not call invall
> + * so the change in config is not taken into account.
> + * The LPI should not hit
> + */
> + gicv3_lpi_set_config(8195, LPI_PROP_DEFAULT);
> + lpi_stats_expect(-1, -1);
> + its_send_int(dev2, 20);
> + check_lpi_stats();
> +
> + /* Now call the invall and check the LPI hits */
> + its_send_invall(col3);
> + lpi_stats_expect(3, 8195);
> + its_send_int(dev2, 20);
> + check_lpi_stats();
> +
> + report_prefix_pop();
Need blank line here.
> + /*
> + * Unmap device 2 and check the eventid 20 formerly
> + * attached to it does not hit anymore
> + */
> + report_prefix_push("mapd valid=false");
Above you have the prefix-push before the comment explaining the test.
After is probably better, but whatever, as long as it's consistent.
> + its_send_mapd(dev2, false);
> + lpi_stats_expect(-1, -1);
> + its_send_int(dev2, 20);
> + check_lpi_stats();
> + report_prefix_pop();
> +
> + /* Unmap the collection this time and check no LPI does hit */
> + report_prefix_push("mapc valid=false");
> + its_send_mapc(col2, false);
> + lpi_stats_expect(-1, -1);
> + its_send_int(dev7, 255);
> + check_lpi_stats();
> + report_prefix_pop();
> +}
> #endif
>
> int main(int argc, char **argv)
> @@ -594,6 +796,10 @@ int main(int argc, char **argv)
> report_prefix_push(argv[1]);
> gic_test_mmio();
> report_prefix_pop();
> + } else if (!strcmp(argv[1], "its-trigger")) {
> + report_prefix_push(argv[1]);
> + test_its_trigger();
> + report_prefix_pop();
> } else if (strcmp(argv[1], "its-introspection") == 0) {
> report_prefix_push(argv[1]);
> test_its_introspection();
> diff --git a/arm/unittests.cfg b/arm/unittests.cfg
> index ba2b31b..bfafec5 100644
> --- a/arm/unittests.cfg
> +++ b/arm/unittests.cfg
> @@ -129,6 +129,13 @@ extra_params = -machine gic-version=3 -append 'its-introspection'
> groups = its
> arch = arm64
>
> +[its-trigger]
> +file = gic.flat
> +smp = $MAX_SMP
> +extra_params = -machine gic-version=3 -append 'its-trigger'
> +groups = its
> +arch = arm64
> +
> # Test PSCI emulation
> [psci]
> file = psci.flat
> --
> 2.20.1
>
Thanks,
drew
_______________________________________________
kvmarm mailing list
kvmarm@lists.cs.columbia.edu
https://lists.cs.columbia.edu/mailman/listinfo/kvmarm
next prev parent reply other threads:[~2020-02-07 13:16 UTC|newest]
Thread overview: 47+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-28 10:34 [kvm-unit-tests PATCH v3 00/14] arm/arm64: Add ITS tests Eric Auger
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 01/14] libcflat: Add other size defines Eric Auger
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 02/14] arm: gic: Provide per-IRQ helper functions Eric Auger
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 03/14] arm/arm64: gic: Introduce setup_irq() helper Eric Auger
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 04/14] arm/arm64: gicv3: Add some re-distributor defines Eric Auger
2020-02-06 14:35 ` Zenghui Yu
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 05/14] arm/arm64: ITS: Introspection tests Eric Auger
2020-02-06 15:12 ` Zenghui Yu
2020-02-07 10:19 ` Andrew Jones
2020-03-04 14:20 ` Auger Eric
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 06/14] arm/arm64: gicv3: Set the LPI config and pending tables Eric Auger
2020-02-07 2:12 ` Zenghui Yu
2020-03-05 19:40 ` Auger Eric
2020-02-07 12:11 ` Andrew Jones
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 07/14] arm/arm64: gicv3: Enable/Disable LPIs at re-distributor level Eric Auger
2020-02-07 12:14 ` Andrew Jones
2020-02-07 12:19 ` Andrew Jones
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 08/14] arm/arm64: ITS: its_enable_defaults Eric Auger
2020-02-07 3:20 ` Zenghui Yu
2020-03-04 14:26 ` Auger Eric
2020-03-05 6:30 ` Zenghui Yu
2020-02-07 12:41 ` Andrew Jones
2020-03-05 17:59 ` Auger Eric
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 09/14] arm/arm64: ITS: Device and collection Initialization Eric Auger
2020-02-07 5:41 ` Zenghui Yu
2020-03-05 19:42 ` Auger Eric
2020-02-07 12:51 ` Andrew Jones
2020-03-06 8:47 ` Auger Eric
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 10/14] arm/arm64: ITS: commands Eric Auger
2020-02-07 13:37 ` Andrew Jones
2020-03-06 9:13 ` Auger Eric
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 11/14] arm/arm64: ITS: INT functional tests Eric Auger
2020-02-07 13:15 ` Andrew Jones [this message]
2020-03-06 12:55 ` Auger Eric
2020-03-06 13:29 ` Andrew Jones
2020-03-06 13:40 ` Auger Eric
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 12/14] arm/run: Allow Migration tests Eric Auger
2020-01-29 8:07 ` Thomas Huth
2020-01-29 9:29 ` Auger Eric
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 13/14] arm/arm64: ITS: migration tests Eric Auger
2020-02-07 13:49 ` Andrew Jones
2020-03-06 13:06 ` Auger Eric
2020-01-28 10:34 ` [kvm-unit-tests PATCH v3 14/14] arm/arm64: ITS: pending table migration test Eric Auger
2020-02-07 14:06 ` Andrew Jones
2020-03-06 13:21 ` Auger Eric
2020-03-06 13:36 ` Andrew Jones
2020-03-06 13:41 ` Auger Eric
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200207131547.rlj44nwu32xa4tyd@kamzik.brq.redhat.com \
--to=drjones@redhat.com \
--cc=andre.przywara@arm.com \
--cc=eric.auger.pro@gmail.com \
--cc=eric.auger@redhat.com \
--cc=kvm@vger.kernel.org \
--cc=kvmarm@lists.cs.columbia.edu \
--cc=maz@kernel.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=thuth@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).