linux-arm-kernel.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
From: Mike Leach <mike.leach@linaro.org>
To: Mathieu Poirier <mathieu.poirier@linaro.org>
Cc: tsoni@codeaurora.org,
	Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>,
	Kim Phillips <kim.phillips@arm.com>,
	Mao Jinlong <jinlmao@codeaurora.org>,
	Suzuki K Poulose <suzuki.poulose@arm.com>,
	Alexander Shishkin <alexander.shishkin@linux.intel.com>,
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	Coresight ML <coresight@lists.linaro.org>,
	Randy Dunlap <rdunlap@infradead.org>,
	Mian Yousaf Kaukab <ykaukab@suse.de>,
	Russell King <linux@armlinux.org.uk>,
	Tingwei Zhang <tingwei@codeaurora.org>,
	Leo Yan <leo.yan@linaro.org>,
	linux-arm-kernel <linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v8 16/24] coresight: cti: add function to register cti associate ops
Date: Mon, 17 Aug 2020 19:49:16 +0100	[thread overview]
Message-ID: <CAJ9a7Vga=SxddYRG5R2Z8fq5Mc33hP7-p=9PWuSS7kx_J5x_5A@mail.gmail.com> (raw)
In-Reply-To: <20200817160235.GA3614061@xps15>

Hi Mathieu,

On Mon, 17 Aug 2020 at 17:02, Mathieu Poirier
<mathieu.poirier@linaro.org> wrote:
>
> On Fri, Aug 07, 2020 at 07:11:45PM +0800, Tingwei Zhang wrote:
> > Add static cti_assoc_ops to coresight core driver. Let cti
> > driver register the add_assoc and remove_assoc call back.
> > Avoid coresight core driver to depend on cti driver.
> >
> > Signed-off-by: Tingwei Zhang <tingwei@codeaurora.org>
> > Tested-by: Mike Leach <mike.leach@linaro.org>
> > ---
> >  drivers/hwtracing/coresight/coresight-cti.c  | 32 ++++++++++++++++++--
> >  drivers/hwtracing/coresight/coresight-priv.h | 14 ++++-----
> >  drivers/hwtracing/coresight/coresight.c      | 21 +++++++++++--
> >  3 files changed, 53 insertions(+), 14 deletions(-)
> >
> > diff --git a/drivers/hwtracing/coresight/coresight-cti.c b/drivers/hwtracing/coresight/coresight-cti.c
> > index 3ccc703dc940..1f470c47ba70 100644
> > --- a/drivers/hwtracing/coresight/coresight-cti.c
> > +++ b/drivers/hwtracing/coresight/coresight-cti.c
> > @@ -589,7 +589,6 @@ void cti_add_assoc_to_csdev(struct coresight_device *csdev)
> >  cti_add_done:
> >       mutex_unlock(&ect_mutex);
> >  }
> > -EXPORT_SYMBOL_GPL(cti_add_assoc_to_csdev);
> >
> >  /*
> >   * Removing the associated devices is easier.
> > @@ -616,7 +615,15 @@ void cti_remove_assoc_from_csdev(struct coresight_device *csdev)
> >       }
> >       mutex_unlock(&ect_mutex);
> >  }
> > -EXPORT_SYMBOL_GPL(cti_remove_assoc_from_csdev);
>
> Mike and Tingwei,
>
> It seems to me that functions cti_add_assoc_to_csdev() and
> cti_remote_assoc_from_csdev() don't have to be exported.  They could be called
> in cti_probe() and cti_device_release() with the ect_mutex held, the same way
> cti_update_conn_xrefs() and cti_remove_conn_xrefs() are.
>

The different functions handle two different initialisation & two
different teardown ordering scenarios
a) csdev - e.g. ETM is discovered & initialised before the associated
CTI. Therefore the CTI has to establish interconnections on creation -
calls cti_update_conn_xrefs() .
b) CTI is discovered before csdev - therefore the csdev calls
cti_add_assoc_to_csdev().
c) csdev is torn down before CTI - therefore csdev calls
cti_remove_assoc_from_csdev()
d) CTI is torn down before csdev - therefore calls cti_remove_conn_xrefs()

We can't call cti_add_assoc_to_csdev() in cti probe as the csdev does
not exist yet. Bear in mind that one CTI can actually be associated
with multiple different csdev devices - especially in the none CPU
bound infrastructure such as funnels and sinks.
This has always been the case since the first CTI set - but is even
more important now the modules can be removed / added as required.

Regards

Mike


> If my assessment is correct this patch would be simpler.
>
> Thanks,
> Mathieu
>
>
> > +
> > +/*
> > + * Operations to add and remove associated CTI.
> > + * Register to coresight core driver as call back function.
> > + */
> > +static struct cti_assoc_op cti_assoc_ops = {
> > +     .add = cti_add_assoc_to_csdev,
> > +     .remove = cti_remove_assoc_from_csdev
> > +};
> >
> >  /*
> >   * Update the cross references where the associated device was found
> > @@ -972,4 +979,23 @@ static struct amba_driver cti_driver = {
> >       .probe          = cti_probe,
> >       .id_table       = cti_ids,
> >  };
> > -builtin_amba_driver(cti_driver);
> > +
> > +static int __init cti_init(void)
> > +{
> > +     int ret;
> > +
> > +     ret = amba_driver_register(&cti_driver);
> > +     if (ret)
> > +             pr_info("Error registering cti driver\n");
> > +     coresight_set_cti_ops(&cti_assoc_ops);
> > +     return ret;
> > +}
> > +
> > +static void __exit cti_exit(void)
> > +{
> > +     coresight_remove_cti_ops();
> > +     amba_driver_unregister(&cti_driver);
> > +}
> > +
> > +module_init(cti_init);
> > +module_exit(cti_exit);
> > diff --git a/drivers/hwtracing/coresight/coresight-priv.h b/drivers/hwtracing/coresight/coresight-priv.h
> > index dcb8aeb6af62..6cde6cf42554 100644
> > --- a/drivers/hwtracing/coresight/coresight-priv.h
> > +++ b/drivers/hwtracing/coresight/coresight-priv.h
> > @@ -173,15 +173,13 @@ static inline int etm_readl_cp14(u32 off, unsigned int *val) { return 0; }
> >  static inline int etm_writel_cp14(u32 off, u32 val) { return 0; }
> >  #endif
> >
> > -#ifdef CONFIG_CORESIGHT_CTI
> > -extern void cti_add_assoc_to_csdev(struct coresight_device *csdev);
> > -extern void cti_remove_assoc_from_csdev(struct coresight_device *csdev);
> > +struct cti_assoc_op {
> > +     void (*add)(struct coresight_device *csdev);
> > +     void (*remove)(struct coresight_device *csdev);
> > +};
> >
> > -#else
> > -static inline void cti_add_assoc_to_csdev(struct coresight_device *csdev) {}
> > -static inline void
> > -cti_remove_assoc_from_csdev(struct coresight_device *csdev) {}
> > -#endif
> > +extern void coresight_set_cti_ops(const struct cti_assoc_op *cti_op);
> > +extern void coresight_remove_cti_ops(void);
> >
> >  /*
> >   * Macros and inline functions to handle CoreSight UCI data and driver
> > diff --git a/drivers/hwtracing/coresight/coresight.c b/drivers/hwtracing/coresight/coresight.c
> > index 0b0e31577b9b..31b9ec8d3b9c 100644
> > --- a/drivers/hwtracing/coresight/coresight.c
> > +++ b/drivers/hwtracing/coresight/coresight.c
> > @@ -57,6 +57,20 @@ const u32 coresight_barrier_pkt[4] = {
> >               0x7fffffff, 0x7fffffff, 0x7fffffff, 0x7fffffff};
> >  EXPORT_SYMBOL_GPL(coresight_barrier_pkt);
> >
> > +static const struct cti_assoc_op *cti_assoc_ops;
> > +
> > +void coresight_set_cti_ops(const struct cti_assoc_op *cti_op)
> > +{
> > +     cti_assoc_ops = cti_op;
> > +}
> > +EXPORT_SYMBOL_GPL(coresight_set_cti_ops);
> > +
> > +void coresight_remove_cti_ops(void)
> > +{
> > +     cti_assoc_ops = NULL;
> > +}
> > +EXPORT_SYMBOL_GPL(coresight_remove_cti_ops);
> > +
> >  static int coresight_id_match(struct device *dev, void *data)
> >  {
> >       int trace_id, i_trace_id;
> > @@ -1242,7 +1256,8 @@ static void coresight_device_release(struct device *dev)
> >  {
> >       struct coresight_device *csdev = to_coresight_device(dev);
> >
> > -     cti_remove_assoc_from_csdev(csdev);
> > +     if (cti_assoc_ops && cti_assoc_ops->remove)
> > +             cti_assoc_ops->remove(csdev);
> >       fwnode_handle_put(csdev->dev.fwnode);
> >       kfree(csdev->refcnt);
> >       kfree(csdev);
> > @@ -1553,8 +1568,8 @@ struct coresight_device *coresight_register(struct coresight_desc *desc)
> >               ret = coresight_fixup_device_conns(csdev);
> >       if (!ret)
> >               ret = coresight_fixup_orphan_conns(csdev);
> > -     if (!ret)
> > -             cti_add_assoc_to_csdev(csdev);
> > +     if (!ret && cti_assoc_ops && cti_assoc_ops->add)
> > +             cti_assoc_ops->add(csdev);
> >
> >       mutex_unlock(&coresight_mutex);
> >       if (ret) {
> > --
> > The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
> > a Linux Foundation Collaborative Project
> >



-- 
Mike Leach
Principal Engineer, ARM Ltd.
Manchester Design Centre. UK

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2020-08-17 18:51 UTC|newest]

Thread overview: 68+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-08-07 11:11 [PATCH v8 00/24] coresight: allow to build coresight as modules Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 01/24] coresight: cpu_debug: add module name in Kconfig Tingwei Zhang
2020-08-12 17:16   ` Mathieu Poirier
2020-08-07 11:11 ` [PATCH v8 02/24] coresight: cpu_debug: define MODULE_DEVICE_TABLE Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 03/24] coresight: use IS_ENABLED for CONFIGs that may be modules Tingwei Zhang
2020-08-12 17:54   ` Mathieu Poirier
2020-08-07 11:11 ` [PATCH v8 04/24] coresight: add coresight prefix to barrier_pkt Tingwei Zhang
2020-08-12 17:58   ` Mathieu Poirier
2020-08-07 11:11 ` [PATCH v8 05/24] coresight: export global symbols Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 06/24] coresight: add try_get_module() in coresight_grab_device() Tingwei Zhang
2020-08-12 19:36   ` Mathieu Poirier
2020-08-13  7:37     ` Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 07/24] coresight: stm: allow to build coresight-stm as a module Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 08/24] coresight: etm: perf: Fix warning caused by etm_setup_aux failure Tingwei Zhang
2020-08-12 20:48   ` Mathieu Poirier
2020-08-07 11:11 ` [PATCH v8 09/24] coresight: etm3x: allow etm3x to be built as a module Tingwei Zhang
2020-08-12 20:47   ` Mathieu Poirier
2020-08-13  2:16     ` Tingwei Zhang
2020-08-13  9:47   ` Suzuki K Poulose
2020-08-13 10:56     ` Tingwei Zhang
2020-08-13 17:00       ` Mathieu Poirier
2020-08-13 23:44         ` Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 10/24] coresight: etm4x: allow etm4x " Tingwei Zhang
2020-08-13 19:39   ` Mathieu Poirier
2020-08-13 23:46     ` Suzuki K Poulose
2020-08-14  9:52       ` Tingwei Zhang
2020-08-14 10:42         ` Suzuki K Poulose
2020-08-14 11:00           ` Tingwei Zhang
2020-08-14 11:18             ` Suzuki K Poulose
2020-08-13 19:40   ` Mathieu Poirier
2020-08-13 23:58     ` Tingwei Zhang
2020-08-13 19:45   ` Mathieu Poirier
2020-08-13 23:57     ` Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 11/24] coresight: etb: allow etb " Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 12/24] coresight: tpiu: allow tpiu " Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 13/24] coresight: tmc: allow tmc " Tingwei Zhang
2020-08-13 20:36   ` Mathieu Poirier
2020-08-07 11:11 ` [PATCH v8 14/24] coresight: allow funnel driver to be built as module Tingwei Zhang
2020-08-13 20:15   ` Mathieu Poirier
2020-08-07 11:11 ` [PATCH v8 15/24] coresight: allow replicator " Tingwei Zhang
2020-08-13 20:35   ` Mathieu Poirier
2020-08-14  0:08     ` Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 16/24] coresight: cti: add function to register cti associate ops Tingwei Zhang
2020-08-17 16:02   ` Mathieu Poirier
2020-08-17 18:49     ` Mike Leach [this message]
2020-08-18 17:16       ` Mathieu Poirier
2020-08-07 11:11 ` [PATCH v8 17/24] coresight: cti: Fix remove sysfs link error Tingwei Zhang
2020-08-17 16:15   ` Mathieu Poirier
2020-08-17 22:48     ` Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 18/24] coresight: cti: Fix bug clearing sysfs links on callback Tingwei Zhang
2020-08-17 16:21   ` Mathieu Poirier
2020-08-07 11:11 ` [PATCH v8 19/24] coresight: cti: don't disable ect device if it's not enabled Tingwei Zhang
2020-08-17 16:38   ` Mathieu Poirier
2020-08-17 19:04     ` Mike Leach
2020-08-18 17:39       ` Mathieu Poirier
2020-08-19  1:55         ` Tingwei Zhang
2020-08-19 19:50           ` Mathieu Poirier
2020-08-07 11:11 ` [PATCH v8 20/24] coresight: cti: increase reference count when enabling cti Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 21/24] coresight: cti: allow cti to be built as a module Tingwei Zhang
2020-08-17 17:13   ` Mathieu Poirier
2020-08-17 19:14     ` Mike Leach
2020-08-18 17:42       ` Mathieu Poirier
2020-08-07 11:11 ` [PATCH v8 22/24] coresight: tmc-etr: add function to register catu ops Tingwei Zhang
2020-08-07 11:11 ` [PATCH v8 23/24] coresight: catu: allow catu drivers to be built as modules Tingwei Zhang
2020-08-17 17:39   ` Mathieu Poirier
2020-08-07 11:11 ` [PATCH v8 24/24] coresight: allow the coresight core driver to be built as a module Tingwei Zhang
2020-08-17 17:47   ` Mathieu Poirier
2020-08-17 22:56     ` Tingwei Zhang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='CAJ9a7Vga=SxddYRG5R2Z8fq5Mc33hP7-p=9PWuSS7kx_J5x_5A@mail.gmail.com' \
    --to=mike.leach@linaro.org \
    --cc=alexander.shishkin@linux.intel.com \
    --cc=coresight@lists.linaro.org \
    --cc=gregkh@linuxfoundation.org \
    --cc=jinlmao@codeaurora.org \
    --cc=kim.phillips@arm.com \
    --cc=leo.yan@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux@armlinux.org.uk \
    --cc=mathieu.poirier@linaro.org \
    --cc=rdunlap@infradead.org \
    --cc=saiprakash.ranjan@codeaurora.org \
    --cc=suzuki.poulose@arm.com \
    --cc=tingwei@codeaurora.org \
    --cc=tsoni@codeaurora.org \
    --cc=ykaukab@suse.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).