From: Konrad Dybcio <konrad.dybcio@linaro.org>
To: Bhupesh Sharma <bhupesh.sharma@linaro.org>,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org
Cc: agross@kernel.org, linux-kernel@vger.kernel.org,
linux-crypto@vger.kernel.org, andersson@kernel.org,
bhupesh.linux@gmail.com, krzysztof.kozlowski@linaro.org,
robh+dt@kernel.org, vladimir.zapolskiy@linaro.org,
rfoss@kernel.org, neil.armstrong@linaro.org, djakov@kernel.org
Subject: Re: [PATCH v6 08/11] arm64: dts: qcom: sm8150: Add Crypto Engine support
Date: Thu, 6 Apr 2023 15:58:00 +0200 [thread overview]
Message-ID: <9ecbea6a-d7bd-0f4d-e94f-dd1130e578c7@linaro.org> (raw)
In-Reply-To: <20230405072836.1690248-9-bhupesh.sharma@linaro.org>
On 5.04.2023 09:28, Bhupesh Sharma wrote:
> Add crypto engine (CE) and CE BAM related nodes and definitions to
> 'sm8150.dtsi'.
>
> Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org>
> ---
> arch/arm64/boot/dts/qcom/sm8150.dtsi | 22 ++++++++++++++++++++++
> 1 file changed, 22 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qcom/sm8150.dtsi
> index 9491be4a6bf0..c104d0b12dc6 100644
> --- a/arch/arm64/boot/dts/qcom/sm8150.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi
> @@ -2081,6 +2081,28 @@ ufs_mem_phy_lanes: phy@1d87400 {
> };
> };
>
> + cryptobam: dma-controller@1dc4000 {
> + compatible = "qcom,bam-v1.7.4", "qcom,bam-v1.7.0";
> + reg = <0 0x01dc4000 0 0x24000>;
> + interrupts = <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>;
> + #dma-cells = <1>;
> + qcom,ee = <0>;
> + qcom,controlled-remotely;
> + iommus = <&apps_smmu 0x514 0x0011>,
> + <&apps_smmu 0x516 0x0011>;
> + };
> +
> + crypto: crypto@1dfa000 {
> + compatible = "qcom,sm8150-qce", "qcom,qce";
> + reg = <0 0x01dfa000 0 0x6000>;
> + dmas = <&cryptobam 4>, <&cryptobam 5>;
> + dma-names = "rx", "tx";
> + iommus = <&apps_smmu 0x514 0x0011>,
> + <&apps_smmu 0x516 0x0011>;
Downstream uses these (sid, mask) combos:
qcedev:
0x0506 0x0011
0x0516 0x0011 // equal to 0x506 0x11
qcom_cedev_ns_cb:
0x512 0
0x518 0
0x519 0
0x51f 0
Shouldn't we use them too?
Konrad
> + interconnects = <&aggre2_noc MASTER_CRYPTO_CORE_0 &mc_virt SLAVE_EBI_CH0>;
> + interconnect-names = "memory";
> + };
> +
> tcsr_mutex: hwlock@1f40000 {
> compatible = "qcom,tcsr-mutex";
> reg = <0x0 0x01f40000 0x0 0x20000>;
next prev parent reply other threads:[~2023-04-06 13:58 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-04-05 7:28 [PATCH v6 00/11] arm64: qcom: Enable Crypto Engine for a few Qualcomm SoCs Bhupesh Sharma
2023-04-05 7:28 ` [PATCH v6 01/11] dt-bindings: dma: Add support for SM6115 and QCM2290 SoCs Bhupesh Sharma
2023-04-05 7:28 ` [PATCH v6 02/11] dt-bindings: dma: Increase iommu maxItems for BAM DMA Bhupesh Sharma
2023-04-05 7:28 ` [PATCH v6 03/11] arm64: dts: qcom: sdm8550: Fix the BAM DMA engine compatible string Bhupesh Sharma
2023-04-05 7:28 ` [PATCH v6 04/11] arm64: dts: qcom: sdm845: Fix the slimbam " Bhupesh Sharma
2023-04-05 7:28 ` [PATCH v6 05/11] dt-bindings: qcom-qce: Fix compatible combinations for SM8150 and IPQ4019 SoCs Bhupesh Sharma
2023-04-12 13:23 ` Rob Herring
2023-04-05 7:28 ` [PATCH v6 06/11] dt-bindings: qcom-qce: Add compatibles for SM6115 and QCM2290 Bhupesh Sharma
2023-04-05 7:28 ` [PATCH v6 07/11] arm64: dts: qcom: sm6115: Add Crypto Engine support Bhupesh Sharma
2023-04-06 13:52 ` Konrad Dybcio
2023-05-19 10:10 ` Stephan Gerhold
2023-05-19 10:22 ` Bhupesh Sharma
2023-05-19 10:42 ` Konrad Dybcio
2023-05-19 10:49 ` Bhupesh Sharma
2023-05-19 10:51 ` Konrad Dybcio
2023-04-05 7:28 ` [PATCH v6 08/11] arm64: dts: qcom: sm8150: " Bhupesh Sharma
2023-04-06 13:58 ` Konrad Dybcio [this message]
2023-05-19 10:33 ` Bhupesh Sharma
2023-04-05 7:28 ` [PATCH v6 09/11] arm64: dts: qcom: sm8250: " Bhupesh Sharma
2023-04-06 13:59 ` Konrad Dybcio
2023-05-19 10:34 ` Bhupesh Sharma
2023-04-05 7:28 ` [PATCH v6 10/11] arm64: dts: qcom: sm8350: " Bhupesh Sharma
2023-04-05 7:28 ` [PATCH v6 11/11] arm64: dts: qcom: sm8450: add crypto nodes Bhupesh Sharma
2023-04-12 11:55 ` [PATCH v6 00/11] arm64: qcom: Enable Crypto Engine for a few Qualcomm SoCs Naresh Kamboju
2023-06-16 17:42 ` Krzysztof Kozlowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=9ecbea6a-d7bd-0f4d-e94f-dd1130e578c7@linaro.org \
--to=konrad.dybcio@linaro.org \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=bhupesh.linux@gmail.com \
--cc=bhupesh.sharma@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=djakov@kernel.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-crypto@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=neil.armstrong@linaro.org \
--cc=rfoss@kernel.org \
--cc=robh+dt@kernel.org \
--cc=vladimir.zapolskiy@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).