From: Taniya Das <tdas@codeaurora.org>
To: Stephen Boyd <swboyd@chromium.org>,
Rajendra Nayak <rnayak@codeaurora.org>,
agross@kernel.org, bjorn.andersson@linaro.org,
robh+dt@kernel.org
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH 06/13] arm64: dts: qcom: SC7280: Add rpmhcc clock controller node
Date: Mon, 1 Mar 2021 22:57:06 +0530 [thread overview]
Message-ID: <f58070ee-ff00-f8c5-6459-782562e903e5@codeaurora.org> (raw)
In-Reply-To: <161406618557.1254594.15985584772106947706@swboyd.mtv.corp.google.com>
Hello Stephen,
Thanks for the review.
On 2/23/2021 1:13 PM, Stephen Boyd wrote:
> Quoting Rajendra Nayak (2021-02-11 23:28:43)
>> diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> index 7848e88..10851e7 100644
>> --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> @@ -6,6 +6,7 @@
>> */
>>
>> #include <dt-bindings/clock/qcom,gcc-sc7280.h>
>> +#include <dt-bindings/clock/qcom,rpmh.h>
>> #include <dt-bindings/interrupt-controller/arm-gic.h>
>> #include <dt-bindings/soc/qcom,rpmh-rsc.h>
>>
>> @@ -29,6 +30,42 @@
>> clock-frequency = <32000>;
>> #clock-cells = <0>;
>> };
>> +
>> + pcie_0_pipe_clk: pcie-0-pipe-clk {
>> + compatible = "fixed-clock";
>> + clock-frequency = <1000>;
>> + #clock-cells = <0>;
>> + };
>> +
>> + pcie_1_pipe_clk: pcie-1-pipe-clk {
>> + compatible = "fixed-clock";
>> + clock-frequency = <1000>;
>> + #clock-cells = <0>;
>> + };
>> +
>> + ufs_phy_rx_symbol_0_clk: ufs-phy-rx-symbol-0-clk {
>> + compatible = "fixed-clock";
>> + clock-frequency = <1000>;
>> + #clock-cells = <0>;
>> + };
>> +
>> + ufs_phy_rx_symbol_1_clk: ufs-phy-rx-symbol-1-clk {
>> + compatible = "fixed-clock";
>> + clock-frequency = <1000>;
>> + #clock-cells = <0>;
>> + };
>> +
>> + ufs_phy_tx_symbol_0_clk: ufs-phy-tx-symbol-0-clk {
>> + compatible = "fixed-clock";
>> + clock-frequency = <1000>;
>> + #clock-cells = <0>;
>> + };
>> +
>> + usb3_phy_wrapper_gcc_usb30_pipe_clk: usb3-phy-wrapper-gcc-usb30-pipe-clk {
>> + compatible = "fixed-clock";
>> + clock-frequency = <1000>;
>> + #clock-cells = <0>;
>> + };
>
> Shouldn't these come from the phys? Why are they being added here?
>
Once the phys are added, these could be replaced, that was the reason to
add them.
>> };
>>
>> reserved_memory: reserved-memory {
>> @@ -174,6 +211,17 @@
>> gcc: clock-controller@100000 {
>> compatible = "qcom,gcc-sc7280";
>> reg = <0 0x00100000 0 0x1f0000>;
>> + clocks = <&rpmhcc RPMH_CXO_CLK>,
>> + <&rpmhcc RPMH_CXO_CLK_A>, <&sleep_clk>,
>> + <&pcie_0_pipe_clk>, <&pcie_1_pipe_clk>,
>> + <&ufs_phy_rx_symbol_0_clk>, <&ufs_phy_rx_symbol_1_clk>,
>> + <&ufs_phy_tx_symbol_0_clk>,
>> + <&usb3_phy_wrapper_gcc_usb30_pipe_clk>;
>
> If the phys aren't ready then <0> should work. Unless something goes
> wrong?
>
Nothing would go wrong if we add <0>, but wanted them to be replaced
once the support is added.
>> + clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk",
>> + "pcie_0_pipe_clk", "pcie_1_pipe-clk",
>> + "ufs_phy_rx_symbol_0_clk", "ufs_phy_rx_symbol_1_clk",
>> + "ufs_phy_tx_symbol_0_clk",
>> + "usb3_phy_wrapper_gcc_usb30_pipe_clk";
>> #clock-cells = <1>;
>> #reset-cells = <1>;
>> #power-domain-cells = <1>;
>> @@ -325,6 +373,13 @@
>> <SLEEP_TCS 3>,
>> <WAKE_TCS 3>,
>> <CONTROL_TCS 1>;
>> +
>> + rpmhcc: qcom,rpmhcc {
>
> rpmhcc: clock-controller {
>
Will update in the next patch.
>> + compatible = "qcom,sc7280-rpmh-clk";
>> + clocks = <&xo_board>;
>> + clock-names = "xo";
>> + #clock-cells = <1>;
>> + };
>> };
>> };
>>
--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation.
--
next prev parent reply other threads:[~2021-03-01 17:35 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-02-12 7:28 [PATCH 00/13] Add binding updates and DT files for SC7280 SoC Rajendra Nayak
2021-02-12 7:28 ` [PATCH 01/13] dt-bindings: arm: qcom: Document SC7280 SoC and board Rajendra Nayak
2021-02-23 7:49 ` Stephen Boyd
2021-03-05 20:08 ` Rob Herring
2021-02-12 7:28 ` [PATCH 02/13] dt-bindings: firmware: scm: Add SC7280 support Rajendra Nayak
2021-02-23 7:50 ` Stephen Boyd
2021-03-05 20:08 ` Rob Herring
2021-02-12 7:28 ` [PATCH 03/13] arm64: dts: sc7280: Add basic dts/dtsi files for SC7280 soc Rajendra Nayak
2021-02-23 7:37 ` Stephen Boyd
2021-02-23 11:42 ` Rajendra Nayak
2021-02-12 7:28 ` [PATCH 04/13] dt-bindings: qcom,pdc: Add compatible for sc7280 Rajendra Nayak
2021-02-23 7:38 ` Stephen Boyd
2021-02-23 7:39 ` Stephen Boyd
2021-03-05 5:46 ` Rajendra Nayak
2021-02-12 7:28 ` [PATCH 05/13] arm64: dts: qcom: sc7280: Add RSC and PDC devices Rajendra Nayak
2021-02-23 7:41 ` Stephen Boyd
2021-02-12 7:28 ` [PATCH 06/13] arm64: dts: qcom: SC7280: Add rpmhcc clock controller node Rajendra Nayak
2021-02-23 7:43 ` Stephen Boyd
2021-03-01 17:27 ` Taniya Das [this message]
2021-03-03 8:21 ` Stephen Boyd
2021-02-12 7:28 ` [PATCH 07/13] dt-bindings: arm-smmu: Add compatible for SC7280 SoC Rajendra Nayak
2021-02-23 7:43 ` Stephen Boyd
2021-02-12 7:28 ` [PATCH 08/13] arm64: dts: qcom: sc7280: Add device node for APPS SMMU Rajendra Nayak
2021-02-12 7:28 ` [PATCH 09/13] arm64: dts: qcom: Add reserved memory for fw Rajendra Nayak
2021-02-23 7:45 ` Stephen Boyd
2021-02-23 11:45 ` Rajendra Nayak
2021-02-12 7:28 ` [PATCH 10/13] dt-bindings: watchdog: Add compatible for SC7280 SoC Rajendra Nayak
2021-02-23 7:45 ` Stephen Boyd
2021-02-12 7:28 ` [PATCH 11/13] arm64: dts: qcom: sc7280: Add APSS watchdog node Rajendra Nayak
2021-02-23 7:46 ` Stephen Boyd
2021-02-12 7:28 ` [PATCH 12/13] arm64: dts: qcom: sc7280: Add SPMI PMIC arbiter device for SC7280 Rajendra Nayak
2021-02-12 7:28 ` [PATCH 13/13] arm64: dts: qcom: sc7280: Add cpuidle states Rajendra Nayak
2021-02-23 7:49 ` Stephen Boyd
2021-02-23 11:50 ` Maulik Shah
2021-03-11 0:13 ` [PATCH 00/13] Add binding updates and DT files for SC7280 SoC Bjorn Andersson
2021-03-11 9:15 ` Rajendra Nayak
2021-03-11 11:35 ` Rajendra Nayak
2021-03-11 16:44 ` Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f58070ee-ff00-f8c5-6459-782562e903e5@codeaurora.org \
--to=tdas@codeaurora.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=rnayak@codeaurora.org \
--cc=robh+dt@kernel.org \
--cc=swboyd@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).