From: Abhishek Sahu <absahu@codeaurora.org>
To: Sricharan R <sricharan@codeaurora.org>
Cc: robh+dt@kernel.org, robh@kernel.org, mark.rutland@arm.com,
linux@armlinux.org.uk, andy.gross@linaro.org,
david.brown@linaro.org, catalin.marinas@arm.com,
will.deacon@arm.com, sboyd@codeaurora.org,
bjorn.andersson@linaro.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org,
linux-arm-msm-owner@vger.kernel.org
Subject: Re: [PATCH 12/15] ARM: dts: ipq4019: Add qcom-ipq4019-ap.dk07.1-c2 board file
Date: Sat, 03 Feb 2018 17:43:38 +0530 [thread overview]
Message-ID: <033a420e14f090258e4c8f14b7ba89a7@codeaurora.org> (raw)
In-Reply-To: <1517202689-14212-13-git-send-email-sricharan@codeaurora.org>
On 2018-01-29 10:41, Sricharan R wrote:
> Signed-off-by: Sricharan R <sricharan@codeaurora.org>
> ---
> arch/arm/boot/dts/Makefile | 1 +
> arch/arm/boot/dts/qcom-ipq4019-ap.dk07.1-c2.dts | 78
> +++++++++++++++++++++++++
> 2 files changed, 79 insertions(+)
> create mode 100644 arch/arm/boot/dts/qcom-ipq4019-ap.dk07.1-c2.dts
>
> diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
> index ef5b133..b4339ae 100644
> --- a/arch/arm/boot/dts/Makefile
> +++ b/arch/arm/boot/dts/Makefile
> @@ -729,6 +729,7 @@ dtb-$(CONFIG_ARCH_QCOM) += \
> qcom-ipq4019-ap.dk04.1-c5.dtb \
> qcom-ipq4019-ap.dk04.1-c3.dtb \
> qcom-ipq4019-ap.dk07.1-c1.dtb \
> + qcom-ipq4019-ap.dk07.1-c2.dtb \
> qcom-ipq8064-ap148.dtb \
> qcom-msm8660-surf.dtb \
> qcom-msm8960-cdp.dtb \
> diff --git a/arch/arm/boot/dts/qcom-ipq4019-ap.dk07.1-c2.dts
> b/arch/arm/boot/dts/qcom-ipq4019-ap.dk07.1-c2.dts
> new file mode 100644
> index 0000000..d4ee52d
> --- /dev/null
> +++ b/arch/arm/boot/dts/qcom-ipq4019-ap.dk07.1-c2.dts
> @@ -0,0 +1,78 @@
> +// SPDX-License-Identifier: GPL-2.0
> +// Copyright (c) 2017, The Linux Foundation. All rights reserved.
> +
> +#include "qcom-ipq4019-ap.dk07.1.dtsi"
> +
> +/ {
> + model = "Qualcomm Technologies, Inc. IPQ40xx/AP-DK07.1-C2";
s/IPQ40xx/IPQ4019
> +
> + soc {
> + pcie0: pci@40000000 {
> + status = "disabled";
> + };
We can disable in base dtsi itself.
> +
> + pinctrl@1000000 {
> + serial_1_pins: serial1_pinmux {
> + mux {
> + pins = "gpio8", "gpio9";
> + function = "blsp_uart1";
> + bias-disable;
> + };
> + };
> +
> + spi_0_pins: spi_0_pinmux {
> + mux {
> + pins = "gpio13", "gpio14",
> "gpio15";
> + function = "blsp_spi0";
> + bias-disable;
> + };
> + cs1 {
> + pins = "gpio12";
> + function = "gpio";
> + };
> + host_int1 {
> + pins = "gpio10";
> + function = "gpio";
> + input;
> + };
> + cs2 {
> + pins = "gpio45";
> + function = "gpio";
> + };
> + host_int2 {
> + pins = "gpio61";
> + function = "gpio";
> + input;
> + };
> + rst {
> + pins = "gpio36";
> + function = "gpio";
> + output-high;
> + };
Normally spi pins should contains spi protocol related pins
could you please explain what is the role of host_pin and rst
pins and which driver will use these.
> + };
> + };
> +
> + serial@78b0000 {
> + pinctrl-0 = <&serial_1_pins>;
> + pinctrl-names = "default";
> + status = "ok";
> + };
> +
> + spi_0: spi@78b5000 { /* BLSP1 QUP1 */
> + pinctrl-0 = <&spi_0_pins>;
> + pinctrl-names = "default";
> + status = "ok";
From pinmux, it looks like multiple gpio based cs are being
used so do we need to specify cs-gpios like dk01-c2.
Thanks,
Abhishek
> +
> + spidev0_0 {
> + compatible = "spidev";
> + reg = <0>;
> + spi-max-frequency = <24000000>;
> + };
> + spidev0_1 {
> + compatible = "spidev";
> + reg = <1>;
> + spi-max-frequency = <24000000>;
> + };
> + };
> + };
> +};
next prev parent reply other threads:[~2018-02-03 12:13 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-01-29 5:11 [PATCH 00/15] ARM: dts: ipq: updates to enable a few peripherals Sricharan R
2018-01-29 5:11 ` [PATCH 01/15] firmware: qcom: scm: Add ipq4019 soc compatible Sricharan R
2018-02-05 6:07 ` Rob Herring
2018-02-06 4:46 ` Sricharan R
2018-01-29 5:11 ` [PATCH 02/15] ARM: dts: ipq4019: Add a few peripheral nodes Sricharan R
2018-01-29 5:11 ` [PATCH 03/15] ARM: dts: ipq4019: Change the max opp frequency Sricharan R
2018-01-29 5:11 ` [PATCH 04/15] ARM: dts: ipq4019: Update ipq4019-dk01.1 board data Sricharan R
2018-01-29 5:11 ` [PATCH 05/15] ARM: dts: ipq4019: Add ipq4019-ap-dk01-c2 board file Sricharan R
[not found] ` <1517202689-14212-6-git-send-email-sricharan-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2018-02-03 10:55 ` Abhishek Sahu
2018-02-06 5:55 ` Sricharan R
2018-01-29 5:11 ` [PATCH 06/15] ARM: dts: ipq4019: Add ipq4019-ap.dk04.dtsi Sricharan R
[not found] ` <1517202689-14212-7-git-send-email-sricharan-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2018-02-03 11:17 ` Abhishek Sahu
2018-02-06 6:01 ` Sricharan R
2018-01-29 5:11 ` [PATCH 07/15] ARM: dts: ipq4019: Add ipq4019-ap.dk04.1-c1 board file Sricharan R
[not found] ` <1517202689-14212-8-git-send-email-sricharan-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2018-02-03 11:30 ` Abhishek Sahu
[not found] ` <6821d93c282c8337b2a58c5c9337a008-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2018-02-06 6:18 ` Sricharan R
[not found] ` <1517202689-14212-1-git-send-email-sricharan-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2018-01-29 5:11 ` [PATCH 08/15] ARM: dts: ipq4019: Add qcom-ipq4019-ap.dk04.1-c5 " Sricharan R
[not found] ` <1517202689-14212-9-git-send-email-sricharan-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2018-02-03 11:33 ` Abhishek Sahu
2018-01-29 5:11 ` [PATCH 09/15] ARM: dts: ipq4019: Add qcom-ipq4019-ap.dk04.1-c3 " Sricharan R
2018-02-03 11:37 ` Abhishek Sahu
[not found] ` <4a173ff2a74ed7d1555d52674cf64ddd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2018-02-06 6:27 ` Sricharan R
2018-01-29 5:11 ` [PATCH 10/15] ARM: dts: ipq4019: Add ipq4019-ap.dk07.1 common data Sricharan R
2018-01-29 5:11 ` [PATCH 11/15] ARM: dts: ipq4019: Add qcom-ipq4019-ap.dk07.1-c1 board file Sricharan R
2018-01-29 5:11 ` [PATCH 12/15] ARM: dts: ipq4019: Add qcom-ipq4019-ap.dk07.1-c2 " Sricharan R
2018-02-03 12:13 ` Abhishek Sahu [this message]
[not found] ` <033a420e14f090258e4c8f14b7ba89a7-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2018-02-07 4:00 ` Sricharan R
2018-01-29 5:11 ` [PATCH 13/15] ARM: dts: ipq8074: Add peripheral nodes Sricharan R
2018-01-29 5:11 ` [PATCH 14/15] ARM: dts: ipq8074: Add pcie nodes Sricharan R
2018-02-01 0:51 ` kbuild test robot
2018-01-29 5:11 ` [PATCH 15/15] ARM: dts: ipq8074: Enable few peripherals for hk01 board Sricharan R
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=033a420e14f090258e4c8f14b7ba89a7@codeaurora.org \
--to=absahu@codeaurora.org \
--cc=andy.gross@linaro.org \
--cc=bjorn.andersson@linaro.org \
--cc=catalin.marinas@arm.com \
--cc=david.brown@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm-owner@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-soc@vger.kernel.org \
--cc=linux@armlinux.org.uk \
--cc=mark.rutland@arm.com \
--cc=robh+dt@kernel.org \
--cc=robh@kernel.org \
--cc=sboyd@codeaurora.org \
--cc=sricharan@codeaurora.org \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).