From: vijayakannan.ayyathurai@intel.com
To: daniel.lezcano@linaro.org, tglx@linutronix.de, robh+dt@kernel.org
Cc: devicetree@vger.kernel.org, andriy.shevchenko@linux.intel.com,
mgross@linux.intel.com, wan.ahmad.zainie.wan.mohamad@intel.com,
lakshmi.bai.raja.subramanian@intel.com,
vijayakannan.ayyathurai@intel.com
Subject: [PATCH v1 0/2] Add drivers for Intel Keem Bay SoC timer block
Date: Thu, 26 Nov 2020 18:34:07 +0800 [thread overview]
Message-ID: <cover.1606377035.git.vijayakannan.ayyathurai@intel.com> (raw)
From: Vijayakannan Ayyathurai <vijayakannan.ayyathurai@intel.com>
Hi.
This patch set adds the driver for Intel Keem Bay SoC timer block,
which contains 32-bit general purpose timers, a 64 bit free running counter
and a random number generator.
Patch 1 holds the Device Tree binding documentation and
Patch 2 holds the Device Driver.
This driver was tested on the Keem Bay evaluation module board.
Thanks,
Vijay
Vijayakannan Ayyathurai (2):
dt-bindings: timer: Add bindings for Intel Keem Bay SoC timer
clocksource: Add Intel Keem Bay Timer Support
.../bindings/timer/intel,keembay-timer.yaml | 72 ++++++
drivers/clocksource/Kconfig | 10 +
drivers/clocksource/Makefile | 1 +
drivers/clocksource/timer-keembay.c | 221 ++++++++++++++++++
4 files changed, 304 insertions(+)
create mode 100644 Documentation/devicetree/bindings/timer/intel,keembay-timer.yaml
create mode 100644 drivers/clocksource/timer-keembay.c
base-commit: 418baf2c28f3473039f2f7377760bd8f6897ae18
prerequisite-patch-id: 822987dcf4c969ef6ac70359b088af06ba39042b
prerequisite-patch-id: 0a348762b660d0d817b8e70cc71647e83173c78c
prerequisite-patch-id: 54c661a006c7362053cb7602448d6c77419d5cf9
prerequisite-patch-id: d140d8534fb828778e0652fe5fcf6282e027f985
--
2.17.1
next reply other threads:[~2020-11-26 10:37 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-26 10:34 vijayakannan.ayyathurai [this message]
2020-11-26 10:34 ` [PATCH v1 1/2] dt-bindings: timer: Add bindings for Intel Keem Bay SoC timer vijayakannan.ayyathurai
2020-12-08 16:12 ` Rob Herring
2020-12-08 18:12 ` Andy Shevchenko
2020-12-16 19:16 ` Ayyathurai, Vijayakannan
2020-11-26 10:34 ` [PATCH v1 2/2] clocksource: Add Intel Keem Bay Timer Support vijayakannan.ayyathurai
2020-12-03 18:09 ` Daniel Lezcano
2020-12-03 18:09 ` Daniel Lezcano
2020-12-04 4:09 ` Ayyathurai, Vijayakannan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1606377035.git.vijayakannan.ayyathurai@intel.com \
--to=vijayakannan.ayyathurai@intel.com \
--cc=andriy.shevchenko@linux.intel.com \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=lakshmi.bai.raja.subramanian@intel.com \
--cc=mgross@linux.intel.com \
--cc=robh+dt@kernel.org \
--cc=tglx@linutronix.de \
--cc=wan.ahmad.zainie.wan.mohamad@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).