* Re: [tip:x86/urgent] x86/mce: Ensure offline CPUs don' t participate in rendezvous process
@ 2019-05-29 9:58 Tony W Wang-oc
0 siblings, 0 replies; 2+ messages in thread
From: Tony W Wang-oc @ 2019-05-29 9:58 UTC (permalink / raw)
To: tipbot
Cc: ashok.raj, bp, hpa, linux-edac, linux-kernel, linux-tip-commits,
mingo, peterz, stable, tglx, tony.luck, torvalds, David Wang
Hi,
This patch requires all #MC exception errors set MCG_STATUS_RIPV = 1?
Because on offline CPUs, for #MC exception errors set MCG_STATUS_RIPV = 0
(like "Recoverable-not-continuable SRAR Type" Errors), this patch doesn't seem
to work. if this patch's "return; " in a wrong place?
Thanks
Tony W Wang-oc
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: [tip:x86/urgent] x86/mce: Ensure offline CPUs don' t participate in rendezvous process
@ 2019-05-30 3:50 Tony W Wang-oc
0 siblings, 0 replies; 2+ messages in thread
From: Tony W Wang-oc @ 2019-05-30 3:50 UTC (permalink / raw)
To: tipbot, ashok.raj
Cc: bp, hpa, linux-edac, linux-kernel, linux-tip-commits, mingo,
peterz, stable, tglx, tony.luck, torvalds, David Wang
Hi Ashok,
I have two questions about this patch, could you help to check:
1, for broadcast #MC exceptions, this patch seems require #MC exception errors
set MCG_STATUS_RIPV = 1.
But for Intel CPU, some #MC exception errors set MCG_STATUS_RIPV = 0
(like "Recoverable-not-continuable SRAR Type" Errors), for these errors
the patch doesn't seem to work, is that okay?
2, for LMCE exceptions, this patch seems require #MC exception errors
set MCG_STATUS_RIPV = 0 to make sure LMCE be handled normally even
on offline CPU.
For LMCE errors set MCG_STAUS_RIPV = 1, the patch prevents offline CPU
handle these LMCE errors, is that okay?
Thanks
Tony W Wang-oc
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2019-05-30 3:50 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-05-29 9:58 [tip:x86/urgent] x86/mce: Ensure offline CPUs don' t participate in rendezvous process Tony W Wang-oc
2019-05-30 3:50 Tony W Wang-oc
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).