From: Lars Povlsen <lars.povlsen@microchip.com>
To: Alexandre Belloni <alexandre.belloni@bootlin.com>
Cc: Lars Povlsen <lars.povlsen@microchip.com>,
SoC Team <soc@kernel.org>, "Arnd Bergmann" <arnd@arndb.de>,
Stephen Boyd <sboyd@kernel.org>,
Linus Walleij <linus.walleij@linaro.org>,
Steen Hegelund <Steen.Hegelund@microchip.com>,
Microchip Linux Driver Support <UNGLinuxDriver@microchip.com>,
Olof Johansson <olof@lixom.net>,
Michael Turquette <mturquette@baylibre.com>,
<devicetree@vger.kernel.org>, <linux-clk@vger.kernel.org>,
<linux-gpio@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v4 00/10] Adding support for Microchip Sparx5 SoC
Date: Mon, 27 Jul 2020 12:29:52 +0200 [thread overview]
Message-ID: <87v9i9fdy7.fsf@soft-dev15.microsemi.net> (raw)
In-Reply-To: <20200727095009.GK4073@piout.net>
Alexandre Belloni writes:
> Hi Lars,
>
> As Arnd stated, he already applied the patches so you have to send an
> incremental patch to fix the clock driver.
>
I actually wrote Arnd about this specifically, and he replied that a
patch against either next or mainline was fine - so that's why I
refreshed the lot (Including Reviewed-by: headers).
But I will send an incremental patch just in case, no problem.
---Lars
> On 27/07/2020 10:42:01+0200, Lars Povlsen wrote:
>> This patch series adds support for Microchip Sparx5 SoC, the CPU
>> system of a advanced, TSN capable gigabit switch. The CPU is an armv8
>> x 2 CPU core (A53).
>>
>> Although this is an ARM core, it shares some peripherals with the
>> Microsemi Ocelot MIPS SoC.
>>
>> NB: This version *only* updates the drivers/clk/clk-sparx5.c driver
>>
>> Changes in v4:
>> - Updates to the clock driver per Stephen Boyd <sboyd@kernel.org>
>> - Remove unused include of of_address.h
>> - Remove unused member in s5_hw_clk struct
>> - Changed type (to unsigned long) for freq in s5_pll_conf struct
>> - Use .parent_data instead of looking up parent name
>> - Use devm_of_clk_add_hw_provider
>> - Some minor comsmetics
>>
>> Changes in v3:
>> - a "gpio-restart" node has been added to the pcb134/pcb135 DT files.
>> - pinctrl-ocelot.c: ENOTSUPP replaced by EOPNOTSUPP. Fixed non-static
>> ocelot_pinconf_set(), Fixed ocelot_hw_get_value() not returning proper
>> read value.
>> - Rebased on v5.8-rc1
>>
>> Changes in v2:
>> - Misc fixes to bindings/arm/microchip,sparx5.yaml
>> - Changed clock driver to platform driver, using bitfields, recalc
>> properly implented, using proper clock parent.
>> - arch/arm64/boot/dts/microchip/sparx5.dtsi:
>> - Added pmu and psci node, using PSCI
>> - Updates to GICv3 register spaces (GICV/GICH)
>> - Updated timer interrupt specifiers
>> - pinctrl: ocelot: Fixed symbol clashes from powerpc
>>
>> Lars Povlsen (10):
>> dt-bindings: arm: sparx5: Add documentation for Microchip Sparx5 SoC
>> arm64: sparx5: Add support for Microchip 2xA53 SoC
>> arm64: dts: sparx5: Add basic cpu support
>> arm64: dts: sparx5: Add pinctrl support
>> pinctrl: ocelot: Add Sparx5 SoC support
>> dt-bindings: clock: sparx5: Add Sparx5 SoC DPLL clock
>> dt-bindings: clock: sparx5: Add bindings include file
>> clk: sparx5: Add Sparx5 SoC DPLL clock driver
>> arm64: dts: sparx5: Add Sparx5 SoC DPLL clock
>> arm64: dts: sparx5: Add i2c devices, i2c muxes
>>
>> .../bindings/arm/microchip,sparx5.yaml | 65 +++
>> .../bindings/clock/microchip,sparx5-dpll.yaml | 52 +++
>> .../devicetree/bindings/mfd/syscon.yaml | 1 +
>> MAINTAINERS | 9 +
>> arch/arm64/Kconfig.platforms | 14 +
>> arch/arm64/boot/dts/Makefile | 1 +
>> arch/arm64/boot/dts/microchip/Makefile | 4 +
>> arch/arm64/boot/dts/microchip/sparx5.dtsi | 213 +++++++++
>> .../boot/dts/microchip/sparx5_pcb125.dts | 21 +
>> .../boot/dts/microchip/sparx5_pcb134.dts | 17 +
>> .../dts/microchip/sparx5_pcb134_board.dtsi | 252 ++++++++++
>> .../boot/dts/microchip/sparx5_pcb134_emmc.dts | 17 +
>> .../boot/dts/microchip/sparx5_pcb135.dts | 17 +
>> .../dts/microchip/sparx5_pcb135_board.dtsi | 92 ++++
>> .../boot/dts/microchip/sparx5_pcb135_emmc.dts | 17 +
>> .../boot/dts/microchip/sparx5_pcb_common.dtsi | 19 +
>> drivers/clk/Makefile | 1 +
>> drivers/clk/clk-sparx5.c | 295 ++++++++++++
>> drivers/pinctrl/pinctrl-ocelot.c | 430 +++++++++++++++++-
>> include/dt-bindings/clock/microchip,sparx5.h | 23 +
>> 20 files changed, 1559 insertions(+), 1 deletion(-)
>> create mode 100644 Documentation/devicetree/bindings/arm/microchip,sparx5.yaml
>> create mode 100644 Documentation/devicetree/bindings/clock/microchip,sparx5-dpll.yaml
>> create mode 100644 arch/arm64/boot/dts/microchip/Makefile
>> create mode 100644 arch/arm64/boot/dts/microchip/sparx5.dtsi
>> create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb125.dts
>> create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134.dts
>> create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134_board.dtsi
>> create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134_emmc.dts
>> create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135.dts
>> create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135_board.dtsi
>> create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135_emmc.dts
>> create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb_common.dtsi
>> create mode 100644 drivers/clk/clk-sparx5.c
>> create mode 100644 include/dt-bindings/clock/microchip,sparx5.h
>>
>> --
>> 2.27.0
--
Lars Povlsen,
Microchip
next prev parent reply other threads:[~2020-07-27 10:29 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-07-27 8:42 [PATCH v4 00/10] Adding support for Microchip Sparx5 SoC Lars Povlsen
2020-07-27 8:42 ` [PATCH v4 01/10] dt-bindings: arm: sparx5: Add documentation " Lars Povlsen
2020-07-27 8:42 ` [PATCH v4 02/10] arm64: sparx5: Add support for Microchip 2xA53 SoC Lars Povlsen
2020-07-27 8:42 ` [PATCH v4 03/10] arm64: dts: sparx5: Add basic cpu support Lars Povlsen
2020-07-27 8:42 ` [PATCH v4 04/10] arm64: dts: sparx5: Add pinctrl support Lars Povlsen
2020-07-27 8:42 ` [PATCH v4 05/10] pinctrl: ocelot: Add Sparx5 SoC support Lars Povlsen
2020-07-27 8:42 ` [PATCH v4 06/10] dt-bindings: clock: sparx5: Add Sparx5 SoC DPLL clock Lars Povlsen
2020-07-27 8:42 ` [PATCH v4 07/10] dt-bindings: clock: sparx5: Add bindings include file Lars Povlsen
2020-07-27 8:42 ` [PATCH v4 08/10] clk: sparx5: Add Sparx5 SoC DPLL clock driver Lars Povlsen
2020-07-27 8:42 ` [PATCH v4 09/10] arm64: dts: sparx5: Add Sparx5 SoC DPLL clock Lars Povlsen
2020-07-27 8:42 ` [PATCH v4 10/10] arm64: dts: sparx5: Add i2c devices, i2c muxes Lars Povlsen
2020-07-27 9:50 ` [PATCH v4 00/10] Adding support for Microchip Sparx5 SoC Alexandre Belloni
2020-07-27 10:29 ` Lars Povlsen [this message]
2020-07-27 11:07 ` Arnd Bergmann
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87v9i9fdy7.fsf@soft-dev15.microsemi.net \
--to=lars.povlsen@microchip.com \
--cc=Steen.Hegelund@microchip.com \
--cc=UNGLinuxDriver@microchip.com \
--cc=alexandre.belloni@bootlin.com \
--cc=arnd@arndb.de \
--cc=devicetree@vger.kernel.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=olof@lixom.net \
--cc=sboyd@kernel.org \
--cc=soc@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).