messages from 2019-01-15 13:53:13 to 2019-02-03 11:53:03 UTC [more...]
[PATCH bpf-next 0/3] Add RISC-V (RV64G) BPF JIT
2019-02-03 11:51 UTC (4+ messages)
` [PATCH bpf-next 1/3] bpf, riscv: add BPF JIT for RV64G
` [PATCH bpf-next 2/3] MAINTAINERS: add RISC-V BPF JIT maintainer
` [PATCH bpf-next 3/3] bpf, doc: add RISC-V to filter.txt
[GIT PULL] RISC-V Fixes for 5.0-rc5
2019-02-02 18:48 UTC (2+ messages)
lists.infradead.org mailing list memberships reminder
2019-02-01 13:00 UTC
RISC-V Open source Supervisor Binary Interface (OpenSBI) Version 0.1 Released
2019-01-31 19:25 UTC
[PULL RFC] RISC-V Fixes for 5.0-rc5
2019-01-30 17:52 UTC
[PATCH v5 0/2] PWM support for HiFive Unleashed
2019-01-30 8:14 UTC (4+ messages)
` [PATCH v5 1/2] pwm: sifive: Add DT documentation for SiFive PWM Controller
` [PATCH v5 2/2] pwm: sifive: Add a driver for SiFive SoC PWM
SBI extension proposal v2
2019-01-30 3:15 UTC (32+ messages)
` [sw-dev] "
[RFC PATCH 0/3] RV64G eBPF JIT
2019-01-30 2:02 UTC (21+ messages)
` [RFC PATCH 1/3] riscv: set HAVE_EFFICIENT_UNALIGNED_ACCESS
` [RFC PATCH 2/3] riscv: add build infra for JIT compiler
` [RFC PATCH 3/3] bpf, riscv: added eBPF JIT for RV64G
[PATCH v2] riscv: Make mmap allocation top-down by default
2019-01-28 17:49 UTC
[PATCH 0/3] Hugetlbfs support for riscv
2019-01-28 11:17 UTC (20+ messages)
` [PATCH 1/3] riscv: Introduce huge page support for 32/64bit kernel
` [PATCH 2/3] riscv: Fix wrong comment about task size for riscv64
` [PATCH 3/3] riscv: Adjust mmap base address at a third of task size
[PATCH] riscv: Make mmap allocation top-down by default
2019-01-27 16:53 UTC
[PATCH v2 0/9] mm: PG_reserved cleanups and documentation
2019-01-25 16:28 UTC (10+ messages)
` [PATCH v2 4/9] riscv/vdso: don't clear PG_reserved
` [PATCH v2 6/9] arm64: kexec: no need to ClearPageReserved()
` [PATCH v2 7/9] arm64: kdump: No need to mark crashkernel pages manually PG_reserved
[PATCH v4 0/2] PWM support for HiFive Unleashed
2019-01-24 8:58 UTC (5+ messages)
` [PATCH v4 1/2] pwm: sifive: Add DT documentation for SiFive PWM Controller
` [PATCH v4 2/2] pwm: sifive: Add a driver for SiFive SoC PWM
[PATCH] riscv: fixup max_low_pfn with PFN_DOWN
2019-01-24 2:31 UTC (7+ messages)
[PATCH] RISC-V: Add _TIF_NEED_RESCHED check for kernel thread when CONFIG_PREEMPT=y
2019-01-24 0:30 UTC (3+ messages)
[PATCH] tty/serial: use uart_console_write in the RISC-V SBL early console
2019-01-23 23:58 UTC (2+ messages)
[PATCH 0/3] RISC-V: defconfig: Cleanups and Generic PCIe Support
2019-01-23 22:50 UTC (4+ messages)
` [PATCH 1/3] RISC-V: defconfig: Move CONFIG_PCI{,E_XILINX}
` [PATCH 2/3] RISC-V: defconfig: Enable Generic PCIE by default
` [PATCH 3/3] RISC-V: defconfig: Add CRYPTO_DEV_VIRTIO=y
[PATCH v4 1/2] sh: mm: make use of new memblocks_present() helper
2019-01-23 20:31 UTC (2+ messages)
Ethernet performance issue on HiFive Unleashed with kernel 4.20
2019-01-15 19:57 UTC (6+ messages)
[PATCH] RISC-V: asm/page.h: fix spelling mistake "CONFIG_64BITS" -> "CONFIG_64BIT"
2019-01-23 18:57 UTC (3+ messages)
[PATCH v4 0/5] IRQ affinity support in PLIC driver
2019-01-23 18:57 UTC (2+ messages)
BUG: FP registers leak across execve
2019-01-22 20:31 UTC (2+ messages)
[PATCH 0/2] PWM support for HiFive Unleashed
2019-01-21 15:11 UTC (20+ messages)
` [PATCH 1/2] pwm: sifive: Add DT documentation for SiFive PWM Controller
` [PATCH 2/2] pwm: sifive: Add a driver for SiFive SoC PWM
[PATCH 0/7] arch: riscv: add DT file support, starting with the SiFive HiFive-U
2019-01-21 14:10 UTC (3+ messages)
` [PATCH 5/7] riscv: dts: add initial support for the SiFive FU540-C000 SoC
[PATCH 0/5] riscv: minor fixes and cleanups
2019-01-21 8:59 UTC (10+ messages)
` [PATCH 1/5] riscv: add missing newlines to printk messages
` [PATCH 2/5] riscv: use pr_info and friends
` [PATCH 3/5] riscv: fix riscv_of_processor_hartid() comment
` [PATCH 4/5] riscv: treat cpu devicetree nodes without status as enabled
` [PATCH 5/5] riscv: use for_each_of_cpu_node iterator
[PATCH] hugetlb: allow to free gigantic pages regardless of the configuration
2019-01-19 23:57 UTC (3+ messages)
[PATCH v2 0/6] Fixmap support and MM cleanups
2019-01-19 13:28 UTC (7+ messages)
` [PATCH v2 1/6] RISC-V: Move free_initrd_mem() to kernel/setup.c
` [PATCH v2 2/6] RISC-V: Setup init_mm before parse_early_param()
` [PATCH v2 3/6] RISC-V: Move setup_bootmem() to mm/init.c
` [PATCH v2 4/6] RISC-V: Move setup_vm() "
` [PATCH v2 5/6] RISC-V: Implement compile-time fixed mappings
` [PATCH v2 6/6] RISC-V: Implement keepinitrd kernel parameter
[PATCH 0/5] Fixmap support and MM cleanups
2019-01-19 11:44 UTC (14+ messages)
` [PATCH 1/5] RISC-V: Move free_initrd_mem() to kernel/setup.c
` [PATCH 2/5] RISC-V: Setup init_mm before parse_early_param()
` [PATCH 3/5] RISC-V: Move setup_bootmem() to mm/init.c
` [PATCH 5/5] RISC-V: Implement compile-time fixed mappings
[PATCH v5 0/5] IRQ affinity support in PLIC driver
2019-01-19 5:56 UTC (6+ messages)
` [PATCH v5 1/5] irqchip: sifive-plic: Pre-compute context hart base and enable base
` [PATCH v5 2/5] irqchip: sifive-plic: Don't inline plic_toggle() and plic_irq_toggle()
` [PATCH v5 3/5] irqchip: sifive-plic: Add warning in plic_init() if handler already present
` [PATCH v5 4/5] irqchip: sifive-plic: Differentiate between PLIC handler and context
` [PATCH v5 5/5] irqchip: sifive-plic: Implement irq_set_affinity() for SMP host
[PATCH v4 0/5] IRQ affinity support in PLIC driver
2019-01-19 5:26 UTC (13+ messages)
` [PATCH v4 2/5] irqchip: sifive-plic: Don't inline plic_toggle() and plic_irq_toggle()
` [PATCH v4 3/5] irqchip: sifive-plic: Add warning in plic_init() if handler already present
` [PATCH v4 4/5] irqchip: sifive-plic: Differentiate between PLIC handler and context
` [PATCH v4 5/5] irqchip: sifive-plic: Implement irq_set_affinity() for SMP host
[PATCH v2 0/8] Various SMP related fixes
2019-01-18 7:20 UTC (23+ messages)
` [PATCH v2 1/8] RISC-V: Do not wait indefinitely in __cpu_up
` [PATCH v2 2/8] RISC-V: Move cpuid to hartid mapping to SMP
` [PATCH v2 4/8] RISC-V: Allow hartid-to-cpuid function to fail
` [PATCH v2 5/8] RISC-V: Compare cpuid with NR_CPUS before mapping
` [PATCH v2 6/8] RISC-V: Add required checks during clock source init
` [PATCH v2 7/8] RISC-V: Check and continue in case of an invalid cpuid
` [PATCH v2 8/8] RISC-V: Assign hwcap only according to current cpu
[PATCH V2] mm: Introduce GFP_PGTABLE
2019-01-17 9:56 UTC (17+ messages)
[PATCH v4] RISC-V: defconfig: Enable Generic PCIE by default
2019-01-15 17:52 UTC (4+ messages)
[PATCH v4 0/2] [PATCH v2 0/6] sparsemem support for RISC-V
2019-01-15 17:30 UTC (6+ messages)
` [PATCH v4 1/2] sh: mm: make use of new memblocks_present() helper
` [PATCH v4 2/2] RISC-V: Implement sparsemem
[PATCH] arch: riscv: support kernel command line forcing when no DTB passed
2019-01-15 15:44 UTC (2+ messages)
[PATCH 0/3] RISC-V SBI earlycon
2019-01-15 13:59 UTC (8+ messages)
` [PATCH 1/3] tty/serial: Add RISC-V SBI earlycon support
` [PATCH] tty/serial: emit CR before NL in RISC-V SBL console
` [PATCH] tty/serial: use uart_console_write in the RISC-V SBL early console
[PATCH] RISC-V: Kconfig: fix spelling mistake "traget" -> "target"
2019-01-15 13:57 UTC (2+ messages)
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).