Linux-RISC-V Archive on lore.kernel.org
 help / color / Atom feed
From: Greentime Hu <greentime.hu@sifive.com>
To: Yash Shah <yash.shah@sifive.com>
Cc: devicetree@vger.kernel.org, Albert Ou <aou@eecs.berkeley.edu>,
	Atish Patra <atish.patra@wdc.com>,
	Anup Patel <anup@brainfault.org>,
	lollivier@baylibre.com,
	Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
	Green Wan <green.wan@sifive.com>,
	sachin.ghadi@sifive.com, robh+dt@kernel.org,
	Palmer Dabbelt <palmer@dabbelt.com>,
	deepa.kernel@gmail.com, Paul Walmsley <paul.walmsley@sifive.com>,
	alistair.francis@wdc.com,
	linux-riscv <linux-riscv@lists.infradead.org>,
	bmeng.cn@gmail.com
Subject: Re: [PATCH 0/3] Dynamic CPU frequency switching for the HiFive
Date: Mon, 29 Jun 2020 17:30:18 +0800
Message-ID: <CAHCEeh+X+0m_oprdS+frRkfbmW7EvWF63xWeJFcQB4_Zc_RUgw@mail.gmail.com> (raw)
In-Reply-To: <1592308864-30205-1-git-send-email-yash.shah@sifive.com>

Yash Shah <yash.shah@sifive.com> 於 2020年6月16日 週二 下午8:01寫道:
>
> The patch series adds the support for dynamic CPU frequency switching
> for FU540-C000 SoC on the HiFive Unleashed board. All the patches are
> based on Paul Walmsley's work.
>
> This series is based on Linux v5.7 and tested on HiFive unleashed board.
>
> Yash Shah (3):
>   riscv: defconfig, Kconfig: enable CPU power management
>   riscv: dts: fu540-c000: define hart clocks
>   riscv: dts: HiFive Unleashed: define a default set of CPU OPPs
>
>  arch/riscv/Kconfig                                 |  8 +++++
>  arch/riscv/boot/dts/sifive/fu540-c000.dtsi         |  5 +++
>  .../riscv/boot/dts/sifive/hifive-unleashed-a00.dts | 38 ++++++++++++++++++++++
>  arch/riscv/configs/defconfig                       |  5 +++
>  4 files changed, 56 insertions(+)
>

Hi Yash,

Thank you for the patch. It works for me to test with cpufreq-ljt-stress-test.
Here is my log.

CPU stress test, which is doing JPEG decoding by libjpeg-turbo
at different cpufreq operating points.

Testing CPU 0
 1400 MHz ............................................................ OK
  999 MHz ............................................................ OK
  700 MHz ............................................................ OK
  350 MHz ............................................................ OK

Testing CPU 1
 1400 MHz ............................................................ OK
  999 MHz ............................................................ OK
  700 MHz ............................................................ OK
  350 MHz ............................................................ OK

Testing CPU 2
 1400 MHz ............................................................ OK
  999 MHz ............................................................ OK
  700 MHz ............................................................ OK
  350 MHz ............................................................ OK

Testing CPU 3
 1400 MHz ............................................................ OK
  999 MHz ............................................................ OK
  700 MHz ............................................................ OK
  350 MHz ............................................................ OK

Overall result : PASSED

Tested-by: Greentime Hu <greentime.hu@sifive.com>

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

  parent reply index

Thread overview: 11+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-06-16 12:01 Yash Shah
2020-06-16 12:01 ` [PATCH 1/3] riscv: defconfig, Kconfig: enable CPU power management Yash Shah
2020-06-16 12:01 ` [PATCH 2/3] riscv: dts: fu540-c000: define hart clocks Yash Shah
2020-06-16 12:01 ` [PATCH 3/3] riscv: dts: HiFive Unleashed: define a default set of CPU OPPs Yash Shah
2020-06-29  9:30 ` Greentime Hu [this message]
2020-07-01 10:40 ` [PATCH 0/3] Dynamic CPU frequency switching for the HiFive Andreas Schwab
2020-07-01 12:04   ` David Abdurachmanov
2020-07-03  5:53     ` Yash Shah
2020-07-06  8:15       ` Andreas Schwab
2020-07-09 20:48         ` Palmer Dabbelt
2020-07-08 12:06   ` Yash Shah

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAHCEeh+X+0m_oprdS+frRkfbmW7EvWF63xWeJFcQB4_Zc_RUgw@mail.gmail.com \
    --to=greentime.hu@sifive.com \
    --cc=alistair.francis@wdc.com \
    --cc=anup@brainfault.org \
    --cc=aou@eecs.berkeley.edu \
    --cc=atish.patra@wdc.com \
    --cc=bmeng.cn@gmail.com \
    --cc=deepa.kernel@gmail.com \
    --cc=devicetree@vger.kernel.org \
    --cc=green.wan@sifive.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=lollivier@baylibre.com \
    --cc=palmer@dabbelt.com \
    --cc=paul.walmsley@sifive.com \
    --cc=robh+dt@kernel.org \
    --cc=sachin.ghadi@sifive.com \
    --cc=yash.shah@sifive.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link

Linux-RISC-V Archive on lore.kernel.org

Archives are clonable:
	git clone --mirror https://lore.kernel.org/linux-riscv/0 linux-riscv/git/0.git

	# If you have public-inbox 1.1+ installed, you may
	# initialize and index your mirror using the following commands:
	public-inbox-init -V2 linux-riscv linux-riscv/ https://lore.kernel.org/linux-riscv \
		linux-riscv@lists.infradead.org
	public-inbox-index linux-riscv

Example config snippet for mirrors

Newsgroup available over NNTP:
	nntp://nntp.lore.kernel.org/org.infradead.lists.linux-riscv


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git