* [PATCH v3 1/8] Documentation: devicetree: Add vendor prefix for GeekBuying.com [not found] <1457294038-14243-1-git-send-email-afaerber@suse.de> @ 2016-03-06 19:53 ` Andreas Färber 2016-03-06 19:53 ` [PATCH v3 2/8] Documentation: devicetree: rockchip: Document GeekBox Andreas Färber ` (7 subsequent siblings) 8 siblings, 0 replies; 29+ messages in thread From: Andreas Färber @ 2016-03-06 19:53 UTC (permalink / raw) To: linux-rockchip Cc: Julien Chauveau, Andreas Färber, Rob Herring, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, open list Use "geekbuying". Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Andreas Färber <afaerber@suse.de> --- v2 -> v3: * Rebased (ge vs. geekbuying) v2: New (Heiko) Documentation/devicetree/bindings/vendor-prefixes.txt | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.txt b/Documentation/devicetree/bindings/vendor-prefixes.txt index a0e9f13fe9e3..390ae4536ca9 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.txt +++ b/Documentation/devicetree/bindings/vendor-prefixes.txt @@ -90,6 +90,7 @@ firefly Firefly focaltech FocalTech Systems Co.,Ltd fsl Freescale Semiconductor ge General Electric Company +geekbuying GeekBuying GEFanuc GE Fanuc Intelligent Platforms Embedded Systems, Inc. gef GE Fanuc Intelligent Platforms Embedded Systems, Inc. geniatech Geniatech, Inc. -- 2.6.2 ^ permalink raw reply related [flat|nested] 29+ messages in thread
* [PATCH v3 2/8] Documentation: devicetree: rockchip: Document GeekBox [not found] <1457294038-14243-1-git-send-email-afaerber@suse.de> 2016-03-06 19:53 ` [PATCH v3 1/8] Documentation: devicetree: Add vendor prefix for GeekBuying.com Andreas Färber @ 2016-03-06 19:53 ` Andreas Färber 2016-03-06 19:53 ` [PATCH v3 3/8] arm64: dts: rockchip: Add GeekBox config Andreas Färber ` (6 subsequent siblings) 8 siblings, 0 replies; 29+ messages in thread From: Andreas Färber @ 2016-03-06 19:53 UTC (permalink / raw) To: linux-rockchip Cc: Julien Chauveau, Andreas Färber, Rob Herring, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala, Heiko Stuebner, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, moderated list:ARM/Rockchip SoC support, open list Use "geekbuying,geekbox" compatible string. Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Andreas Färber <afaerber@suse.de> --- v2 -> v3: Unchanged v2: New (Heiko) Documentation/devicetree/bindings/arm/rockchip.txt | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.txt b/Documentation/devicetree/bindings/arm/rockchip.txt index 078c14fcdaaa..f633595b196c 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.txt +++ b/Documentation/devicetree/bindings/arm/rockchip.txt @@ -87,6 +87,10 @@ Rockchip platforms device tree bindings "google,veyron-speedy-rev3", "google,veyron-speedy-rev2", "google,veyron-speedy", "google,veyron", "rockchip,rk3288"; +- GeekBuying GeekBox: + Required root node properties: + - compatible = "geekbuying,geekbox", "rockchip,rk3368"; + - Rockchip RK3368 evb: Required root node properties: - compatible = "rockchip,rk3368-evb-act8846", "rockchip,rk3368"; -- 2.6.2 ^ permalink raw reply related [flat|nested] 29+ messages in thread
* [PATCH v3 3/8] arm64: dts: rockchip: Add GeekBox config [not found] <1457294038-14243-1-git-send-email-afaerber@suse.de> 2016-03-06 19:53 ` [PATCH v3 1/8] Documentation: devicetree: Add vendor prefix for GeekBuying.com Andreas Färber 2016-03-06 19:53 ` [PATCH v3 2/8] Documentation: devicetree: rockchip: Document GeekBox Andreas Färber @ 2016-03-06 19:53 ` Andreas Färber 2016-03-06 19:53 ` [PATCH v3 4/8] Documentation: devicetree: Clean up gpio-keys example Andreas Färber ` (5 subsequent siblings) 8 siblings, 0 replies; 29+ messages in thread From: Andreas Färber @ 2016-03-06 19:53 UTC (permalink / raw) To: linux-rockchip Cc: Julien Chauveau, Andreas Färber, Rob Herring, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala, Catalin Marinas, Will Deacon, Heiko Stuebner, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, moderated list:ARM64 PORT, open list The GeekBox contains an MXM3 module with a Rockchip RK3368 SoC. Some connectors are available directly on the module. This adds initial support, namely serial, USB, GMAC, eMMC, IR and TSADC. Signed-off-by: Andreas Färber <afaerber@suse.de> --- v2 -> v3: * Squashed GMAC, eMMC, IR, TSADC (Heiko) * Fixed IR pinctrl pull setting (Julien) * Changed TSADC polarity (rebooted immediately due to fixed otp-out pin) v1 -> v2: * Dropped rk3368-geekbox.dtsi. rk3368-geekbox-landingship.dts can #include "rk3368-geekbox.dts" just fine, when leaving out /dts-v1/;. * Revisited always-on / boot-on for PMIC regulator nodes. (Heiko) * Switched pmic-sleep from RK_FUNC_GPIO to RK_FUNC_2. (schematics) arch/arm64/boot/dts/rockchip/Makefile | 1 + arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts | 299 ++++++++++++++++++++++++ 2 files changed, 300 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile index e3f0b5f4ba4e..df37865e8ced 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -1,4 +1,5 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3368-evb-act8846.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3368-geekbox.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3368-r88.dtb always := $(dtb-y) diff --git a/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts b/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts new file mode 100644 index 000000000000..098be3700a6f --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts @@ -0,0 +1,299 @@ +/* + * Copyright (c) 2016 Andreas Färber + * + * This file is dual-licensed: you can use it either under the terms + * of the GPL or the X11 license, at your option. Note that this dual + * licensing only applies to this file, and not this project as a + * whole. + * + * a) This file is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; either version 2 of the + * License, or (at your option) any later version. + * + * This file is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * Or, alternatively, + * + * b) Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +/dts-v1/; +#include "rk3368.dtsi" + +/ { + model = "GeekBox"; + compatible = "geekbuying,geekbox", "rockchip,rk3368"; + + chosen { + stdout-path = "serial2:115200n8"; + }; + + memory { + device_type = "memory"; + reg = <0x0 0x0 0x0 0x80000000>; + }; + + ext_gmac: gmac-clk { + compatible = "fixed-clock"; + clock-frequency = <125000000>; + clock-output-names = "ext_gmac"; + #clock-cells = <0>; + }; + + ir: ir-receiver { + compatible = "gpio-ir-receiver"; + gpios = <&gpio3 30 GPIO_ACTIVE_LOW>; + pinctrl-names = "default"; + pinctrl-0 = <&ir_int>; + }; + + leds: gpio-leds { + compatible = "gpio-leds"; + + blue { + gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>; + label = "geekbox:blue:led"; + default-state = "on"; + }; + + red { + gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>; + label = "geekbox:red:led"; + default-state = "off"; + }; + }; + + vcc_sys: vcc-sys-regulator { + compatible = "regulator-fixed"; + regulator-name = "vcc_sys"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + regulator-boot-on; + }; +}; + +&emmc { + status = "okay"; + bus-width = <8>; + cap-mmc-highspeed; + clock-frequency = <150000000>; + disable-wp; + keep-power-in-suspend; + non-removable; + num-slots = <1>; + vmmc-supply = <&vcc_io>; + vqmmc-supply = <&vcc18_flash>; + pinctrl-names = "default"; + pinctrl-0 = <&emmc_clk>, <&emmc_cmd>, <&emmc_bus8>; +}; + +&gmac { + status = "okay"; + phy-supply = <&vcc_lan>; + phy-mode = "rgmii"; + clock_in_out = "input"; + assigned-clocks = <&cru SCLK_MAC>; + assigned-clock-parents = <&ext_gmac>; + pinctrl-names = "default"; + pinctrl-0 = <&rgmii_pins>; + tx_delay = <0x30>; + rx_delay = <0x10>; +}; + +&i2c0 { + status = "okay"; + + rk808: pmic@1b { + compatible = "rockchip,rk808"; + reg = <0x1b>; + pinctrl-names = "default"; + pinctrl-0 = <&pmic_int>, <&pmic_sleep>; + interrupt-parent = <&gpio0>; + interrupts = <5 IRQ_TYPE_LEVEL_LOW>; + rockchip,system-power-controller; + vcc1-supply = <&vcc_sys>; + vcc2-supply = <&vcc_sys>; + vcc3-supply = <&vcc_sys>; + vcc4-supply = <&vcc_sys>; + vcc6-supply = <&vcc_sys>; + vcc7-supply = <&vcc_sys>; + vcc8-supply = <&vcc_io>; + vcc9-supply = <&vcc_sys>; + vcc10-supply = <&vcc_sys>; + vcc11-supply = <&vcc_sys>; + vcc12-supply = <&vcc_io>; + clock-output-names = "xin32k", "rk808-clkout2"; + #clock-cells = <1>; + + regulators { + vdd_cpu: DCDC_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <700000>; + regulator-max-microvolt = <1500000>; + regulator-name = "vdd_cpu"; + }; + + vdd_log: DCDC_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <700000>; + regulator-max-microvolt = <1500000>; + regulator-name = "vdd_log"; + }; + + vcc_ddr: DCDC_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc_ddr"; + }; + + vcc_io: DCDC_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc_io"; + }; + + vcc18_flash: LDO_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc18_flash"; + }; + + vcc33_lcd: LDO_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc33_lcd"; + }; + + vdd_10: LDO_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1000000>; + regulator-max-microvolt = <1000000>; + regulator-name = "vdd_10"; + }; + + vcca_18: LDO_REG4 { + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcca_18"; + }; + + vccio_sd: LDO_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vccio_sd"; + }; + + vdd10_lcd: LDO_REG6 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1000000>; + regulator-max-microvolt = <1000000>; + regulator-name = "vdd10_lcd"; + }; + + vcc_18: LDO_REG7 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_18"; + }; + + vcc18_lcd: LDO_REG8 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc18_lcd"; + }; + + vcc_sd: SWITCH_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc_sd"; + }; + + vcc_lan: SWITCH_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc_lan"; + }; + }; + }; +}; + +&pinctrl { + ir { + ir_int: ir-int { + rockchip,pins = <3 30 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + pmic { + pmic_sleep: pmic-sleep { + rockchip,pins = <0 0 RK_FUNC_2 &pcfg_pull_none>; + }; + + pmic_int: pmic-int { + rockchip,pins = <0 5 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; +}; + +&tsadc { + status = "okay"; + rockchip,hw-tshut-mode = <0>; /* CRU */ + rockchip,hw-tshut-polarity = <1>; /* high */ +}; + +&uart2 { + status = "okay"; +}; + +&usb_host0_ehci { + status = "okay"; +}; + +&usb_otg { + status = "okay"; +}; + +&wdt { + status = "okay"; +}; -- 2.6.2 ^ permalink raw reply related [flat|nested] 29+ messages in thread
* [PATCH v3 4/8] Documentation: devicetree: Clean up gpio-keys example [not found] <1457294038-14243-1-git-send-email-afaerber@suse.de> ` (2 preceding siblings ...) 2016-03-06 19:53 ` [PATCH v3 3/8] arm64: dts: rockchip: Add GeekBox config Andreas Färber @ 2016-03-06 19:53 ` Andreas Färber 2016-03-07 18:05 ` Heiko Stübner 2016-03-06 19:53 ` [PATCH v3 5/8] arm64: dts: rockchip: Clean up gpio-keys nodes Andreas Färber ` (4 subsequent siblings) 8 siblings, 1 reply; 29+ messages in thread From: Andreas Färber @ 2016-03-06 19:53 UTC (permalink / raw) To: linux-rockchip Cc: Julien Chauveau, Andreas Färber, Rob Herring, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, open list Drop #address-cells and #size-cells, which are not required by the gpio-keys binding documentation, as button sub-nodes are not devices. Reported-by: Julien Chauveau <chauveau.julien@gmail.com> Signed-off-by: Andreas Färber <afaerber@suse.de> --- v3: New (Julien) Documentation/devicetree/bindings/input/gpio-keys.txt | 2 -- 1 file changed, 2 deletions(-) diff --git a/Documentation/devicetree/bindings/input/gpio-keys.txt b/Documentation/devicetree/bindings/input/gpio-keys.txt index 21641236c095..1552a11f6786 100644 --- a/Documentation/devicetree/bindings/input/gpio-keys.txt +++ b/Documentation/devicetree/bindings/input/gpio-keys.txt @@ -34,8 +34,6 @@ Example nodes: gpio_keys { compatible = "gpio-keys"; - #address-cells = <1>; - #size-cells = <0>; autorepeat; button@21 { label = "GPIO Key UP"; -- 2.6.2 ^ permalink raw reply related [flat|nested] 29+ messages in thread
* Re: [PATCH v3 4/8] Documentation: devicetree: Clean up gpio-keys example 2016-03-06 19:53 ` [PATCH v3 4/8] Documentation: devicetree: Clean up gpio-keys example Andreas Färber @ 2016-03-07 18:05 ` Heiko Stübner 2016-03-07 18:27 ` Andreas Färber 0 siblings, 1 reply; 29+ messages in thread From: Heiko Stübner @ 2016-03-07 18:05 UTC (permalink / raw) To: linux-rockchip Cc: Andreas Färber, Mark Rutland, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, Pawel Moll, Ian Campbell, Julien Chauveau, open list, Rob Herring, Kumar Gala Am Sonntag, 6. März 2016, 20:53:53 schrieb Andreas Färber: > Drop #address-cells and #size-cells, which are not required by the > gpio-keys binding documentation, as button sub-nodes are not devices. > > Reported-by: Julien Chauveau <chauveau.julien@gmail.com> > Signed-off-by: Andreas Färber <afaerber@suse.de> > --- changes to input-device bindings should go through the input tree, and thus include Dmitry Thorokhov and the linux-input lists. Heiko > v3: New (Julien) > > Documentation/devicetree/bindings/input/gpio-keys.txt | 2 -- > 1 file changed, 2 deletions(-) > > diff --git a/Documentation/devicetree/bindings/input/gpio-keys.txt > b/Documentation/devicetree/bindings/input/gpio-keys.txt index > 21641236c095..1552a11f6786 100644 > --- a/Documentation/devicetree/bindings/input/gpio-keys.txt > +++ b/Documentation/devicetree/bindings/input/gpio-keys.txt > @@ -34,8 +34,6 @@ Example nodes: > > gpio_keys { > compatible = "gpio-keys"; > - #address-cells = <1>; > - #size-cells = <0>; > autorepeat; > button@21 { > label = "GPIO Key UP"; ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 4/8] Documentation: devicetree: Clean up gpio-keys example 2016-03-07 18:05 ` Heiko Stübner @ 2016-03-07 18:27 ` Andreas Färber 0 siblings, 0 replies; 29+ messages in thread From: Andreas Färber @ 2016-03-07 18:27 UTC (permalink / raw) To: Heiko Stübner Cc: linux-rockchip, Mark Rutland, devicetree, Pawel Moll, Ian Campbell, Julien Chauveau, LKML, Rob Herring, Kumar Gala Am 07.03.2016 um 19:05 schrieb Heiko Stübner: > Am Sonntag, 6. März 2016, 20:53:53 schrieb Andreas Färber: >> Drop #address-cells and #size-cells, which are not required by the >> gpio-keys binding documentation, as button sub-nodes are not devices. >> >> Reported-by: Julien Chauveau <chauveau.julien@gmail.com> >> Signed-off-by: Andreas Färber <afaerber@suse.de> >> --- > > changes to input-device bindings should go through the input tree, and thus > include Dmitry Thorokhov and the linux-input lists. Thanks for noticing, MAINTAINERS update proposed and resent this patch using it. Andreas -- SUSE Linux GmbH, Maxfeldstr. 5, 90409 Nürnberg, Germany GF: Felix Imendörffer, Jane Smithard, Graham Norton; HRB 21284 (AG Nürnberg) ^ permalink raw reply [flat|nested] 29+ messages in thread
* [PATCH v3 5/8] arm64: dts: rockchip: Clean up gpio-keys nodes [not found] <1457294038-14243-1-git-send-email-afaerber@suse.de> ` (3 preceding siblings ...) 2016-03-06 19:53 ` [PATCH v3 4/8] Documentation: devicetree: Clean up gpio-keys example Andreas Färber @ 2016-03-06 19:53 ` Andreas Färber 2016-03-06 19:53 ` [PATCH v3 6/8] arm64: dts: rockchip: Add power key to GeekBox Andreas Färber ` (3 subsequent siblings) 8 siblings, 0 replies; 29+ messages in thread From: Andreas Färber @ 2016-03-06 19:53 UTC (permalink / raw) To: linux-rockchip Cc: Julien Chauveau, Andreas Färber, Rob Herring, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala, Catalin Marinas, Will Deacon, Heiko Stuebner, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, moderated list:ARM64 PORT, open list Drop superfluous #address-cells and #size-cells. Use KEY_POWER define for 116. Reported-by: Julien Chauveau <chauveau.julien@gmail.com> Signed-off-by: Andreas Färber <afaerber@suse.de> --- v3: New (Julien) arch/arm64/boot/dts/rockchip/rk3368-evb.dtsi | 5 ++--- arch/arm64/boot/dts/rockchip/rk3368-r88.dts | 5 ++--- 2 files changed, 4 insertions(+), 6 deletions(-) diff --git a/arch/arm64/boot/dts/rockchip/rk3368-evb.dtsi b/arch/arm64/boot/dts/rockchip/rk3368-evb.dtsi index 06bbe421db37..b62035436d38 100644 --- a/arch/arm64/boot/dts/rockchip/rk3368-evb.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk3368-evb.dtsi @@ -40,6 +40,7 @@ * OTHER DEALINGS IN THE SOFTWARE. */ +#include <dt-bindings/input/input.h> #include <dt-bindings/pwm/pwm.h> #include "rk3368.dtsi" @@ -105,8 +106,6 @@ keys: gpio-keys { compatible = "gpio-keys"; - #address-cells = <1>; - #size-cells = <0>; pinctrl-names = "default"; pinctrl-0 = <&pwr_key>; @@ -114,7 +113,7 @@ wakeup-source; gpios = <&gpio0 2 GPIO_ACTIVE_LOW>; label = "GPIO Power"; - linux,code = <116>; + linux,code = <KEY_POWER>; }; }; diff --git a/arch/arm64/boot/dts/rockchip/rk3368-r88.dts b/arch/arm64/boot/dts/rockchip/rk3368-r88.dts index a1d1aa9c16fe..efb5fa32ecac 100644 --- a/arch/arm64/boot/dts/rockchip/rk3368-r88.dts +++ b/arch/arm64/boot/dts/rockchip/rk3368-r88.dts @@ -42,6 +42,7 @@ /dts-v1/; #include "rk3368.dtsi" +#include <dt-bindings/input/input.h> / { model = "Rockchip R88"; @@ -65,8 +66,6 @@ keys: gpio-keys { compatible = "gpio-keys"; - #address-cells = <1>; - #size-cells = <0>; pinctrl-names = "default"; pinctrl-0 = <&pwr_key>; @@ -74,7 +73,7 @@ wakeup-source; gpios = <&gpio0 2 GPIO_ACTIVE_LOW>; label = "GPIO Power"; - linux,code = <116>; + linux,code = <KEY_POWER>; }; }; -- 2.6.2 ^ permalink raw reply related [flat|nested] 29+ messages in thread
* [PATCH v3 6/8] arm64: dts: rockchip: Add power key to GeekBox [not found] <1457294038-14243-1-git-send-email-afaerber@suse.de> ` (4 preceding siblings ...) 2016-03-06 19:53 ` [PATCH v3 5/8] arm64: dts: rockchip: Clean up gpio-keys nodes Andreas Färber @ 2016-03-06 19:53 ` Andreas Färber 2016-03-10 23:04 ` Julien Chauveau 2016-03-10 23:09 ` Julien Chauveau 2016-03-06 19:53 ` [PATCH v3 7/8] Documentation: devicetree: rockchip: Document Landingship Andreas Färber ` (2 subsequent siblings) 8 siblings, 2 replies; 29+ messages in thread From: Andreas Färber @ 2016-03-06 19:53 UTC (permalink / raw) To: linux-rockchip Cc: Julien Chauveau, Andreas Färber, Rob Herring, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala, Catalin Marinas, Will Deacon, Heiko Stuebner, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, moderated list:ARM64 PORT, open list Signed-off-by: Andreas Färber <afaerber@suse.de> --- v2 -> v3: * Adopted wakeup-source instead of gpio-key,wakeup (Julien) * Dropped gpio-keys #address-cells and #size-cells properties (Julien) * Dropped power button reg property (Julien) * Adopted KEY_POWER (Julien) * Fixed power button pinctrl pull setting (Julien) v2: New arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts b/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts index 098be3700a6f..7036b49c9206 100644 --- a/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts +++ b/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts @@ -42,6 +42,7 @@ /dts-v1/; #include "rk3368.dtsi" +#include <dt-bindings/input/input.h> / { model = "GeekBox"; @@ -70,6 +71,19 @@ pinctrl-0 = <&ir_int>; }; + keys: gpio-keys { + compatible = "gpio-keys"; + pinctrl-names = "default"; + pinctrl-0 = <&pwr_key>; + + button@0 { + gpios = <&gpio0 2 GPIO_ACTIVE_LOW>; + label = "GPIO Power"; + linux,code = <KEY_POWER>; + wakeup-source; + }; + }; + leds: gpio-leds { compatible = "gpio-leds"; @@ -265,6 +279,12 @@ }; }; + keys { + pwr_key: pwr-key { + rockchip,pins = <0 2 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + pmic { pmic_sleep: pmic-sleep { rockchip,pins = <0 0 RK_FUNC_2 &pcfg_pull_none>; -- 2.6.2 ^ permalink raw reply related [flat|nested] 29+ messages in thread
* Re: [PATCH v3 6/8] arm64: dts: rockchip: Add power key to GeekBox 2016-03-06 19:53 ` [PATCH v3 6/8] arm64: dts: rockchip: Add power key to GeekBox Andreas Färber @ 2016-03-10 23:04 ` Julien Chauveau 2016-03-16 10:58 ` Andreas Färber 2016-03-10 23:09 ` Julien Chauveau 1 sibling, 1 reply; 29+ messages in thread From: Julien Chauveau @ 2016-03-10 23:04 UTC (permalink / raw) To: Andreas Färber Cc: open list:ARM/Rockchip SoC..., Rob Herring, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala, Catalin Marinas, Will Deacon, Heiko Stuebner, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, moderated list:ARM64 PORT, open list > Le 6 mars 2016 à 20:53, Andreas Färber <afaerber@suse.de> a écrit : > > Signed-off-by: Andreas Färber <afaerber@suse.de> > --- > v2 -> v3: > * Adopted wakeup-source instead of gpio-key,wakeup (Julien) > * Dropped gpio-keys #address-cells and #size-cells properties (Julien) > * Dropped power button reg property (Julien) > * Adopted KEY_POWER (Julien) > * Fixed power button pinctrl pull setting (Julien) > > v2: New > > arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts | 20 ++++++++++++++++++++ > 1 file changed, 20 insertions(+) > > diff --git a/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts b/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts > index 098be3700a6f..7036b49c9206 100644 > --- a/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts > +++ b/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts > @@ -42,6 +42,7 @@ > > /dts-v1/; > #include "rk3368.dtsi" > +#include <dt-bindings/input/input.h> > > / { > model = "GeekBox"; > @@ -70,6 +71,19 @@ > pinctrl-0 = <&ir_int>; > }; > > + keys: gpio-keys { I think you don't need the "keys" label, because there’s no phandle that refers to this. > + compatible = "gpio-keys"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pwr_key>; > + > + button@0 { Here you should use "power" instead of "button@0". > + gpios = <&gpio0 2 GPIO_ACTIVE_LOW>; > + label = "GPIO Power"; > + linux,code = <KEY_POWER>; According to Documentation/input/event-codes.txt, there’s a special event type for the power button. Should we use it here for that purpose? linux,input-type = <EV_PWR> > + wakeup-source; > + }; > + }; > + > leds: gpio-leds { > compatible = "gpio-leds"; > > @@ -265,6 +279,12 @@ > }; > }; > > + keys { > + pwr_key: pwr-key { > + rockchip,pins = <0 2 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + }; > + > pmic { > pmic_sleep: pmic-sleep { > rockchip,pins = <0 0 RK_FUNC_2 &pcfg_pull_none>; > -- > 2.6.2 > ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 6/8] arm64: dts: rockchip: Add power key to GeekBox 2016-03-10 23:04 ` Julien Chauveau @ 2016-03-16 10:58 ` Andreas Färber 2016-03-16 13:52 ` Andreas Färber 0 siblings, 1 reply; 29+ messages in thread From: Andreas Färber @ 2016-03-16 10:58 UTC (permalink / raw) To: Julien Chauveau Cc: Mark Rutland, devicetree, Heiko Stuebner, Pawel Moll, Ian Campbell, Catalin Marinas, Will Deacon, LKML, linux-rockchip, Rob Herring, Kumar Gala, LAKML Am 11.03.2016 um 00:04 schrieb Julien Chauveau: >> Le 6 mars 2016 à 20:53, Andreas Färber <afaerber@suse.de> a écrit : >> >> Signed-off-by: Andreas Färber <afaerber@suse.de> >> --- >> v2 -> v3: >> * Adopted wakeup-source instead of gpio-key,wakeup (Julien) >> * Dropped gpio-keys #address-cells and #size-cells properties (Julien) >> * Dropped power button reg property (Julien) >> * Adopted KEY_POWER (Julien) >> * Fixed power button pinctrl pull setting (Julien) >> >> v2: New >> >> arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts | 20 ++++++++++++++++++++ >> 1 file changed, 20 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts b/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts >> index 098be3700a6f..7036b49c9206 100644 >> --- a/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts >> +++ b/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts >> @@ -42,6 +42,7 @@ >> >> /dts-v1/; >> #include "rk3368.dtsi" >> +#include <dt-bindings/input/input.h> >> >> / { >> model = "GeekBox"; >> @@ -70,6 +71,19 @@ >> pinctrl-0 = <&ir_int>; >> }; >> >> + keys: gpio-keys { > > I think you don't need the "keys" label, because there’s no phandle that refers to this. As discussed elsewhere, there are four additional keys on the Landingship (you proposed as sub-node names key1-key4). I prefer preparing the label now over adding it in a later patch. >> + compatible = "gpio-keys"; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pwr_key>; >> + >> + button@0 { > > Here you should use "power" instead of "button@0". Done. >> + gpios = <&gpio0 2 GPIO_ACTIVE_LOW>; >> + label = "GPIO Power"; >> + linux,code = <KEY_POWER>; > > According to Documentation/input/event-codes.txt, there’s a special event type for the power button. > Should we use it here for that purpose? > > linux,input-type = <EV_PWR> The other RK3368 boards don't, so unless you can give a justification to convert all boards yet again and test how this makes a difference, I'd rather not do experiments here but leave that to someone who knows what they're doing and then do it consistently... Thanks for the detailed review, Andreas >> + wakeup-source; >> + }; >> + }; >> + >> leds: gpio-leds { >> compatible = "gpio-leds"; >> >> @@ -265,6 +279,12 @@ >> }; >> }; >> >> + keys { >> + pwr_key: pwr-key { >> + rockchip,pins = <0 2 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + }; >> + >> pmic { >> pmic_sleep: pmic-sleep { >> rockchip,pins = <0 0 RK_FUNC_2 &pcfg_pull_none>; -- SUSE Linux GmbH, Maxfeldstr. 5, 90409 Nürnberg, Germany GF: Felix Imendörffer, Jane Smithard, Graham Norton; HRB 21284 (AG Nürnberg) ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 6/8] arm64: dts: rockchip: Add power key to GeekBox 2016-03-16 10:58 ` Andreas Färber @ 2016-03-16 13:52 ` Andreas Färber 0 siblings, 0 replies; 29+ messages in thread From: Andreas Färber @ 2016-03-16 13:52 UTC (permalink / raw) To: Julien Chauveau Cc: Mark Rutland, devicetree, Heiko Stuebner, Pawel Moll, Ian Campbell, Catalin Marinas, Will Deacon, LKML, linux-rockchip, Rob Herring, Kumar Gala, LAKML Am 16.03.2016 um 11:58 schrieb Andreas Färber: > Am 11.03.2016 um 00:04 schrieb Julien Chauveau: >>> @@ -70,6 +71,19 @@ >>> pinctrl-0 = <&ir_int>; >>> }; >>> >>> + keys: gpio-keys { [...] >>> + compatible = "gpio-keys"; >>> + pinctrl-names = "default"; >>> + pinctrl-0 = <&pwr_key>; >>> + >>> + button@0 { [...] >>> + gpios = <&gpio0 2 GPIO_ACTIVE_LOW>; >>> + label = "GPIO Power"; >>> + linux,code = <KEY_POWER>; >> >> According to Documentation/input/event-codes.txt, there’s a special event type for the power button. >> Should we use it here for that purpose? >> >> linux,input-type = <EV_PWR> > > The other RK3368 boards don't, so unless you can give a justification to > convert all boards yet again and test how this makes a difference, I'd > rather not do experiments here but leave that to someone who knows what > they're doing and then do it consistently... For the record here's an evtest log: geekbox:~ # evtest No device specified, trying to scan all of /dev/input/event* Available devices: /dev/input/event0: gpio_ir_recv /dev/input/event1: MCE IR Keyboard/Mouse (gpio-rc-recv) /dev/input/event2: gpio-keys Select the device event number [0-2]: 2 Input driver version is 1.0.1 Input device ID: bus 0x19 vendor 0x1 product 0x1 version 0x100 Input device name: "gpio-keys" Supported events: Event type 0 (EV_SYN) Event type 1 (EV_KEY) Event code 116 (KEY_POWER) Properties: Testing ... (interrupt to exit) Event: time 1458136008.850429, type 1 (EV_KEY), code 116 (KEY_POWER), value 1 Event: time 1458136008.850429, -------------- SYN_REPORT ------------ systemd then goes on to shut down the system cleanly. Regards, Andreas -- SUSE Linux GmbH, Maxfeldstr. 5, 90409 Nürnberg, Germany GF: Felix Imendörffer, Jane Smithard, Graham Norton; HRB 21284 (AG Nürnberg) ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 6/8] arm64: dts: rockchip: Add power key to GeekBox 2016-03-06 19:53 ` [PATCH v3 6/8] arm64: dts: rockchip: Add power key to GeekBox Andreas Färber 2016-03-10 23:04 ` Julien Chauveau @ 2016-03-10 23:09 ` Julien Chauveau 1 sibling, 0 replies; 29+ messages in thread From: Julien Chauveau @ 2016-03-10 23:09 UTC (permalink / raw) To: Andreas Färber Cc: open list:ARM/Rockchip SoC..., Rob Herring, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala, Catalin Marinas, Will Deacon, Heiko Stuebner, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, moderated list:ARM64 PORT, open list > Le 6 mars 2016 à 20:53, Andreas Färber <afaerber@suse.de> a écrit : > > Signed-off-by: Andreas Färber <afaerber@suse.de> > --- > v2 -> v3: > * Adopted wakeup-source instead of gpio-key,wakeup (Julien) > * Dropped gpio-keys #address-cells and #size-cells properties (Julien) > * Dropped power button reg property (Julien) > * Adopted KEY_POWER (Julien) > * Fixed power button pinctrl pull setting (Julien) > > v2: New > > arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts | 20 ++++++++++++++++++++ > 1 file changed, 20 insertions(+) > > diff --git a/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts b/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts > index 098be3700a6f..7036b49c9206 100644 > --- a/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts > +++ b/arch/arm64/boot/dts/rockchip/rk3368-geekbox.dts > @@ -42,6 +42,7 @@ > > /dts-v1/; > #include "rk3368.dtsi" > +#include <dt-bindings/input/input.h> > > / { > model = "GeekBox"; > @@ -70,6 +71,19 @@ > pinctrl-0 = <&ir_int>; > }; > > + keys: gpio-keys { I think you don't need the "keys" label, because there’s no phandle that refers to this. > + compatible = "gpio-keys"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pwr_key>; > + > + button@0 { Here you should use "power" instead of "button@0". > + gpios = <&gpio0 2 GPIO_ACTIVE_LOW>; > + label = "GPIO Power"; > + linux,code = <KEY_POWER>; According to Documentation/input/event-codes.txt, there’s a special event type for the power button. Should we use it here for that purpose? linux,input-type = <EV_PWR> > + wakeup-source; > + }; > + }; > + > leds: gpio-leds { > compatible = "gpio-leds"; > > @@ -265,6 +279,12 @@ > }; > }; > > + keys { > + pwr_key: pwr-key { > + rockchip,pins = <0 2 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + }; > + > pmic { > pmic_sleep: pmic-sleep { > rockchip,pins = <0 0 RK_FUNC_2 &pcfg_pull_none>; > -- > 2.6.2 > ^ permalink raw reply [flat|nested] 29+ messages in thread
* [PATCH v3 7/8] Documentation: devicetree: rockchip: Document Landingship [not found] <1457294038-14243-1-git-send-email-afaerber@suse.de> ` (5 preceding siblings ...) 2016-03-06 19:53 ` [PATCH v3 6/8] arm64: dts: rockchip: Add power key to GeekBox Andreas Färber @ 2016-03-06 19:53 ` Andreas Färber 2016-03-17 14:46 ` Rob Herring 2016-03-06 19:53 ` [PATCH v3 8/8] arm64: dts: rockchip: Add Landingship config Andreas Färber [not found] ` <56DD7172.4000707@suse.de> 8 siblings, 1 reply; 29+ messages in thread From: Andreas Färber @ 2016-03-06 19:53 UTC (permalink / raw) To: linux-rockchip Cc: Julien Chauveau, Andreas Färber, Rob Herring, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala, Heiko Stuebner, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, moderated list:ARM/Rockchip SoC support, open list Use "geekbuying,geekbox-landingship" compatible string, plus those of the GeekBox module. Signed-off-by: Andreas Färber <afaerber@suse.de> --- v2 -> v3: * Changed compatible string to include geekbox- (Heiko) and clarify that this is for GeekBox module v2: New Documentation/devicetree/bindings/arm/rockchip.txt | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.txt b/Documentation/devicetree/bindings/arm/rockchip.txt index f633595b196c..ae84f4e1d83b 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.txt +++ b/Documentation/devicetree/bindings/arm/rockchip.txt @@ -91,6 +91,11 @@ Rockchip platforms device tree bindings Required root node properties: - compatible = "geekbuying,geekbox", "rockchip,rk3368"; +- GeekBuying Landingship with GeekBox module: + Required root node properties: + - compatible = "geekbuying,geekbox-landingship", + "geekbuying,geekbox", "rockchip,rk3368"; + - Rockchip RK3368 evb: Required root node properties: - compatible = "rockchip,rk3368-evb-act8846", "rockchip,rk3368"; -- 2.6.2 ^ permalink raw reply related [flat|nested] 29+ messages in thread
* Re: [PATCH v3 7/8] Documentation: devicetree: rockchip: Document Landingship 2016-03-06 19:53 ` [PATCH v3 7/8] Documentation: devicetree: rockchip: Document Landingship Andreas Färber @ 2016-03-17 14:46 ` Rob Herring 0 siblings, 0 replies; 29+ messages in thread From: Rob Herring @ 2016-03-17 14:46 UTC (permalink / raw) To: Andreas Färber Cc: linux-rockchip, Julien Chauveau, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala, Heiko Stuebner, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, moderated list:ARM/Rockchip SoC support, open list On Sun, Mar 06, 2016 at 08:53:56PM +0100, Andreas Färber wrote: > Use "geekbuying,geekbox-landingship" compatible string, plus those of > the GeekBox module. > > Signed-off-by: Andreas Färber <afaerber@suse.de> > --- > v2 -> v3: > * Changed compatible string to include geekbox- (Heiko) > and clarify that this is for GeekBox module > > v2: New > > Documentation/devicetree/bindings/arm/rockchip.txt | 5 +++++ > 1 file changed, 5 insertions(+) Acked-by: Rob Herring <robh@kernel.org> ^ permalink raw reply [flat|nested] 29+ messages in thread
* [PATCH v3 8/8] arm64: dts: rockchip: Add Landingship config [not found] <1457294038-14243-1-git-send-email-afaerber@suse.de> ` (6 preceding siblings ...) 2016-03-06 19:53 ` [PATCH v3 7/8] Documentation: devicetree: rockchip: Document Landingship Andreas Färber @ 2016-03-06 19:53 ` Andreas Färber [not found] ` <56DD7172.4000707@suse.de> 8 siblings, 0 replies; 29+ messages in thread From: Andreas Färber @ 2016-03-06 19:53 UTC (permalink / raw) To: linux-rockchip Cc: Julien Chauveau, Andreas Färber, Rob Herring, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala, Catalin Marinas, Will Deacon, Heiko Stuebner, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, moderated list:ARM64 PORT, open list Signed-off-by: Andreas Färber <afaerber@suse.de> --- v2 -> v3: * Changed compatible string to include geekbox- (Heiko) * Rebroke compatible strings line * Disabled i2c1 to avoid hang (next-20160304) v2: New - showcases inclusion of GeekBox module config arch/arm64/boot/dts/rockchip/Makefile | 1 + .../dts/rockchip/rk3368-geekbox-landingship.dts | 57 ++++++++++++++++++++++ 2 files changed, 58 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3368-geekbox-landingship.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile index df37865e8ced..201bcd9863ce 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -1,5 +1,6 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3368-evb-act8846.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3368-geekbox.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3368-geekbox-landingship.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3368-r88.dtb always := $(dtb-y) diff --git a/arch/arm64/boot/dts/rockchip/rk3368-geekbox-landingship.dts b/arch/arm64/boot/dts/rockchip/rk3368-geekbox-landingship.dts new file mode 100644 index 000000000000..a28ace9512bb --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3368-geekbox-landingship.dts @@ -0,0 +1,57 @@ +/* + * Copyright (c) 2016 Andreas Färber + * + * This file is dual-licensed: you can use it either under the terms + * of the GPL or the X11 license, at your option. Note that this dual + * licensing only applies to this file, and not this project as a + * whole. + * + * a) This file is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; either version 2 of the + * License, or (at your option) any later version. + * + * This file is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * Or, alternatively, + * + * b) Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +#include "rk3368-geekbox.dts" + +/ { + model = "GeekBox on Landingship"; + compatible = "geekbuying,geekbox-landingship", + "geekbuying,geekbox", "rockchip,rk3368"; +}; + +&i2c1 { + status = "disabled"; +}; + +&i2c2 { + status = "okay"; +}; -- 2.6.2 ^ permalink raw reply related [flat|nested] 29+ messages in thread
[parent not found: <56DD7172.4000707@suse.de>]
[parent not found: <2714888.1DdqvJZ8cb@diego>]
[parent not found: <56DD7593.5060003@suse.de>]
[parent not found: <56DD8176.2080603@st.com>]
[parent not found: <56DD8FBE.9010200@suse.de>]
[parent not found: <56DD99A4.5030004@st.com>]
[parent not found: <56DDA26C.3050301@suse.de>]
[parent not found: <56DDA3D5.3090209@st.com>]
[parent not found: <56DDB749.1020808@suse.de>]
[parent not found: <CADhT+wfO8x4En78g5ixnnwbpaeXJGDo+Q1sOABYsbXzNZy0CPw@mail.gmail.com>]
[parent not found: <56DE7E1D.5070508@st.com>]
[parent not found: <CADhT+weKf+F98uxCQhRa2RfMm8+4p=rrNZc-Vf=w_HPycXto=A@mail.gmail.com>]
[parent not found: <CAAObsKD9HoEbtV_JMz_R=bcrQseDmhncRAWP9k8djksL-LMQqw@mail.gmail.com>]
[parent not found: <56DFE55B.2090806@st.com>]
[parent not found: <56DFE64B.8060606@st.com>]
[parent not found: <CAAObsKBr9SXg1-wr9O-ypR8JozdGpeAwfDLMeUKi8ozxkKyTXg@mail.gmail.com>]
[parent not found: <56DFF253.9050208@st.com>]
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement [not found] ` <56DFF253.9050208@st.com> @ 2016-03-09 10:27 ` Giuseppe CAVALLARO 2016-03-09 10:53 ` Tomeu Vizoso 0 siblings, 1 reply; 29+ messages in thread From: Giuseppe CAVALLARO @ 2016-03-09 10:27 UTC (permalink / raw) To: Tomeu Vizoso, Fabrice GASNIER Cc: Dinh Nguyen, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Andreas Färber, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML [-- Attachment #1: Type: text/plain, Size: 1226 bytes --] Hello Tomeu, Andreas, On 3/9/2016 10:52 AM, Giuseppe CAVALLARO wrote: >> * today's linux-next: probe failed >> >> * today's linux-next + revert of 88f8b1bb41c6 stmmac: Fix 'eth0: No >> PHY found' regression: probe succeeded but no network at all >> >> * today's linux-next + revert of 88f8b1bb41c6 (stmmac: Fix 'eth0: No >> PHY found' regression) + revert of 0e80bdc9a72d (stmmac: first frame >> prep at the end of xmit routine): probe succeeded, dhcp succeeds and >> nfsroot works for a few seconds before timing out > > ok, I was looking at this problem now that seems to related > the "stmmac: first frame prep at the end of xmit routine" > that, at first glance, is breaking the gmac 3.50 with normal descriptor. I have no Hw where to test this use case. So, I wonder if may I ask you to test some patch. This first patch adds a missing barrier to the normal routine that inits the descriptor. Barrier was needed to well manage the OWN descriptor and it was not added in case of normal desc case after the xmit rework. Then I will check the algo behind the new xmit and in case of problems, if you agree, we will decide to revert it because it aimed to add an optimization. Let me know if you agree. Regards Peppe [-- Attachment #2: normal_tmp.patch --] [-- Type: text/x-patch, Size: 950 bytes --] diff --git a/drivers/net/ethernet/stmicro/stmmac/norm_desc.c b/drivers/net/ethernet/stmicro/stmmac/norm_desc.c index e13228f..4392610 100644 --- a/drivers/net/ethernet/stmicro/stmmac/norm_desc.c +++ b/drivers/net/ethernet/stmicro/stmmac/norm_desc.c @@ -210,7 +210,7 @@ static void ndesc_prepare_tx_desc(struct dma_desc *p, int is_fs, int len, tdes1 &= ~TDES1_FIRST_SEGMENT; if (likely(csum_flag)) - tdes1 |= (TX_CIC_FULL) << TDES1_CHECKSUM_INSERTION_SHIFT; + tdes1 |= (TX_CIC_FULL << TDES1_CHECKSUM_INSERTION_SHIFT); else tdes1 &= ~(TX_CIC_FULL << TDES1_CHECKSUM_INSERTION_SHIFT); @@ -220,6 +220,13 @@ static void ndesc_prepare_tx_desc(struct dma_desc *p, int is_fs, int len, if (tx_own) tdes1 |= TDES0_OWN; + if (is_fs & tx_own) + /* When the own bit, for the first frame, has to be set, all + * descriptors for the same frame has to be set before, to + * avoid race condition. + */ + wmb(); + p->des1 = tdes1; } ^ permalink raw reply related [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-09 10:27 ` [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement Giuseppe CAVALLARO @ 2016-03-09 10:53 ` Tomeu Vizoso 2016-03-09 14:31 ` Giuseppe CAVALLARO 0 siblings, 1 reply; 29+ messages in thread From: Tomeu Vizoso @ 2016-03-09 10:53 UTC (permalink / raw) To: Giuseppe CAVALLARO Cc: Fabrice GASNIER, Dinh Nguyen, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Andreas Färber, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML On 9 March 2016 at 11:27, Giuseppe CAVALLARO <peppe.cavallaro@st.com> wrote: > Hello Tomeu, Andreas, > > On 3/9/2016 10:52 AM, Giuseppe CAVALLARO wrote: >>> >>> * today's linux-next: probe failed >>> >>> * today's linux-next + revert of 88f8b1bb41c6 stmmac: Fix 'eth0: No >>> PHY found' regression: probe succeeded but no network at all >>> >>> * today's linux-next + revert of 88f8b1bb41c6 (stmmac: Fix 'eth0: No >>> PHY found' regression) + revert of 0e80bdc9a72d (stmmac: first frame >>> prep at the end of xmit routine): probe succeeded, dhcp succeeds and >>> nfsroot works for a few seconds before timing out >> >> >> ok, I was looking at this problem now that seems to related >> the "stmmac: first frame prep at the end of xmit routine" >> that, at first glance, is breaking the gmac 3.50 with normal descriptor. > > > I have no Hw where to test this use case. So, I wonder if may I ask you to > test some patch. > > This first patch adds a missing barrier to the normal routine that inits the > descriptor. Barrier was needed to well manage the OWN > descriptor and it was not added in case of normal desc case after > the xmit rework. > > Then I will check the algo behind the new xmit and in case of problems, > if you agree, we will decide to revert it because it aimed to add an > optimization. > > Let me know if you agree. I'm not sure what you would like to be tested, but just in case, I have just tried your patch on top of these commits and the result is the "transmit queue 0 timed out" error during boot: 6542b30d0a67 Revert "stmmac: first frame prep at the end of xmit routine" eb5274cbc0f7 Revert "stmmac: do not poll phy handler when attach a switch" e88e625a68d9 Revert "stmmac: fix phy init when attached to a phy" ef5dd3777876 stmmac: fix MDIO settings 77634ba1f25c Revert "stmmac: Fix 'eth0: No PHY found' regression" 7811b4ffc312 Add linux-next specific files for 20160309 Regards, Tomeu > Regards > Peppe ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-09 10:53 ` Tomeu Vizoso @ 2016-03-09 14:31 ` Giuseppe CAVALLARO 2016-03-09 14:53 ` Giuseppe CAVALLARO 0 siblings, 1 reply; 29+ messages in thread From: Giuseppe CAVALLARO @ 2016-03-09 14:31 UTC (permalink / raw) To: Tomeu Vizoso Cc: Fabrice GASNIER, Dinh Nguyen, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Andreas Färber, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML Hi Tomeu On 3/9/2016 11:53 AM, Tomeu Vizoso wrote: > On 9 March 2016 at 11:27, Giuseppe CAVALLARO <peppe.cavallaro@st.com> wrote: >> Hello Tomeu, Andreas, >> >> On 3/9/2016 10:52 AM, Giuseppe CAVALLARO wrote: >>>> >>>> * today's linux-next: probe failed >>>> >>>> * today's linux-next + revert of 88f8b1bb41c6 stmmac: Fix 'eth0: No >>>> PHY found' regression: probe succeeded but no network at all >>>> >>>> * today's linux-next + revert of 88f8b1bb41c6 (stmmac: Fix 'eth0: No >>>> PHY found' regression) + revert of 0e80bdc9a72d (stmmac: first frame >>>> prep at the end of xmit routine): probe succeeded, dhcp succeeds and >>>> nfsroot works for a few seconds before timing out >>> >>> >>> ok, I was looking at this problem now that seems to related >>> the "stmmac: first frame prep at the end of xmit routine" >>> that, at first glance, is breaking the gmac 3.50 with normal descriptor. >> >> >> I have no Hw where to test this use case. So, I wonder if may I ask you to >> test some patch. >> >> This first patch adds a missing barrier to the normal routine that inits the >> descriptor. Barrier was needed to well manage the OWN >> descriptor and it was not added in case of normal desc case after >> the xmit rework. >> >> Then I will check the algo behind the new xmit and in case of problems, >> if you agree, we will decide to revert it because it aimed to add an >> optimization. >> >> Let me know if you agree. > > I'm not sure what you would like to be tested, but just in case, I > have just tried your patch on top of these commits and the result is > the "transmit queue 0 timed out" error during boot: > > 6542b30d0a67 Revert "stmmac: first frame prep at the end of xmit routine" > eb5274cbc0f7 Revert "stmmac: do not poll phy handler when attach a switch" > e88e625a68d9 Revert "stmmac: fix phy init when attached to a phy" > ef5dd3777876 stmmac: fix MDIO settings > 77634ba1f25c Revert "stmmac: Fix 'eth0: No PHY found' regression" > 7811b4ffc312 Add linux-next specific files for 20160309 I missed that the issue is not only related the "stmmac: first frame prep at the end of xmit routine" I have to try to test on 3.50 with normal descriptor. When using enhanced descriptors all works fine on my side. I keep you informed. peppe > Regards, > > Tomeu > >> Regards >> Peppe > > ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-09 14:31 ` Giuseppe CAVALLARO @ 2016-03-09 14:53 ` Giuseppe CAVALLARO 2016-03-09 16:31 ` Dinh Nguyen 0 siblings, 1 reply; 29+ messages in thread From: Giuseppe CAVALLARO @ 2016-03-09 14:53 UTC (permalink / raw) To: Tomeu Vizoso, Dinh Nguyen, Andreas Färber Cc: Fabrice GASNIER, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML Hi Tomeu, Dinh, Andreas I need a sum and help from you to go ahead on the tx timeout. The "stmmac: MDIO fixes" seems to be the candidate to fix the phy connection and I will send the V2 asap (Andreas' comment). So, supposing the probe is ok and phy is connected, I need your input ... Tomeu: after revering the 0e80bdc9a72d (stmmac: first frame prep at the end of xmit routine) the network is not stable and there is a timeout after a while. The box has 3.50 with normal desc settings. Dinh: the network is ok, I wonder if you can share a boot log just to understand if the normal or enhanced descriptors are used. Andreas: you are also using 3.50 with normal desc but I have not clear if just reverting 0e80bdc9a72d commit the network is ok or you see timeout issues. In the meantime I am trying to find a box where try normal setup and I can confirm that enhanced descriptors are ok on my side Regards Peppe On 3/9/2016 3:31 PM, Giuseppe CAVALLARO wrote: > Hi Tomeu > > On 3/9/2016 11:53 AM, Tomeu Vizoso wrote: >> On 9 March 2016 at 11:27, Giuseppe CAVALLARO <peppe.cavallaro@st.com> >> wrote: >>> Hello Tomeu, Andreas, >>> >>> On 3/9/2016 10:52 AM, Giuseppe CAVALLARO wrote: >>>>> >>>>> * today's linux-next: probe failed >>>>> >>>>> * today's linux-next + revert of 88f8b1bb41c6 stmmac: Fix 'eth0: No >>>>> PHY found' regression: probe succeeded but no network at all >>>>> >>>>> * today's linux-next + revert of 88f8b1bb41c6 (stmmac: Fix 'eth0: No >>>>> PHY found' regression) + revert of 0e80bdc9a72d (stmmac: first frame >>>>> prep at the end of xmit routine): probe succeeded, dhcp succeeds and >>>>> nfsroot works for a few seconds before timing out >>>> >>>> >>>> ok, I was looking at this problem now that seems to related >>>> the "stmmac: first frame prep at the end of xmit routine" >>>> that, at first glance, is breaking the gmac 3.50 with normal >>>> descriptor. >>> >>> >>> I have no Hw where to test this use case. So, I wonder if may I ask >>> you to >>> test some patch. >>> >>> This first patch adds a missing barrier to the normal routine that >>> inits the >>> descriptor. Barrier was needed to well manage the OWN >>> descriptor and it was not added in case of normal desc case after >>> the xmit rework. >>> >>> Then I will check the algo behind the new xmit and in case of problems, >>> if you agree, we will decide to revert it because it aimed to add an >>> optimization. >>> >>> Let me know if you agree. >> >> I'm not sure what you would like to be tested, but just in case, I >> have just tried your patch on top of these commits and the result is >> the "transmit queue 0 timed out" error during boot: >> >> 6542b30d0a67 Revert "stmmac: first frame prep at the end of xmit routine" >> eb5274cbc0f7 Revert "stmmac: do not poll phy handler when attach a >> switch" >> e88e625a68d9 Revert "stmmac: fix phy init when attached to a phy" >> ef5dd3777876 stmmac: fix MDIO settings >> 77634ba1f25c Revert "stmmac: Fix 'eth0: No PHY found' regression" >> 7811b4ffc312 Add linux-next specific files for 20160309 > > I missed that the issue is not only related the > "stmmac: first frame prep at the end of xmit routine" > I have to try to test on 3.50 with normal descriptor. > When using enhanced descriptors all works fine on my > side. > > I keep you informed. > > peppe > > >> Regards, >> >> Tomeu >> >>> Regards >>> Peppe >> >> > > > ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-09 14:53 ` Giuseppe CAVALLARO @ 2016-03-09 16:31 ` Dinh Nguyen 2016-03-10 9:13 ` Giuseppe CAVALLARO 0 siblings, 1 reply; 29+ messages in thread From: Dinh Nguyen @ 2016-03-09 16:31 UTC (permalink / raw) To: Giuseppe CAVALLARO Cc: Tomeu Vizoso, Andreas Färber, Fabrice GASNIER, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML On Wed, Mar 9, 2016 at 8:53 AM, Giuseppe CAVALLARO <peppe.cavallaro@st.com> wrote: > Hi Tomeu, Dinh, Andreas > > I need a sum and help from you to go ahead on the > tx timeout. > > The "stmmac: MDIO fixes" seems to be the candidate to > fix the phy connection and I will send the V2 asap (Andreas' comment). > > So, supposing the probe is ok and phy is connected, > I need your input ... > > Tomeu: after revering the 0e80bdc9a72d (stmmac: first frame > prep at the end of xmit routine) the network is > not stable and there is a timeout after a while. > The box has 3.50 with normal desc settings. > > Dinh: the network is ok, I wonder if you can share a boot > log just to understand if the normal or enhanced > descriptors are used. > Here it is: [ 0.000000] Booting Linux on physical CPU 0x0 [ 0.000000] Linux version 4.5.0-rc6-next-20160304-00001-g092eb23 (dinguyen@linux-builds1) (gcc version 4.7.3 2013022 6 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.03-20130313 - Linaro GCC 2013.03) ) #1 SMP Wed Mar 9 10:22:14 CST 2 016 [ 0.000000] CPU: ARMv7 Processor [413fc090] revision 0 (ARMv7), cr=10c5387d [ 0.000000] CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache [ 0.000000] Machine model: Altera SOCFPGA Cyclone V SoC Development Kit [ 0.000000] cma: Reserved 64 MiB at 0x3c000000 [ 0.000000] Memory policy: Data cache writealloc [ 0.000000] PERCPU: Embedded 13 pages/cpu @ef7cc000 s23808 r8192 d21248 u53248 [ 0.000000] Built 1 zonelists in Zone order, mobility grouping on. Total pages: 260608 [ 0.000000] Kernel command line: console=ttyS0,115200 root=/dev/mmcblk0p2 rw rootwait ip=dhcp [ 0.000000] PID hash table entries: 4096 (order: 2, 16384 bytes) [ 0.000000] Dentry cache hash table entries: 131072 (order: 7, 524288 bytes) [ 0.000000] Inode-cache hash table entries: 65536 (order: 6, 262144 bytes) [ 0.000000] Memory: 955932K/1048576K available (9522K kernel code, 1142K rwdata, 4124K rodata, 2048K init, 342K bss, 27108K reserved, 65536K cma-reserved, 196608K highmem) [ 0.000000] Virtual kernel memory layout: [ 0.000000] vector : 0xffff0000 - 0xffff1000 ( 4 kB) [ 0.000000] fixmap : 0xffc00000 - 0xfff00000 (3072 kB) [ 0.000000] vmalloc : 0xf0800000 - 0xff800000 ( 240 MB) [ 0.000000] lowmem : 0xc0000000 - 0xf0000000 ( 768 MB) [ 0.000000] pkmap : 0xbfe00000 - 0xc0000000 ( 2 MB) [ 0.000000] modules : 0xbf000000 - 0xbfe00000 ( 14 MB) [ 0.000000] .text : 0xc0208000 - 0xc1053830 (14639 kB) [ 0.000000] .init : 0xc1100000 - 0xc1300000 (2048 kB) [ 0.000000] .data : 0xc1300000 - 0xc141da80 (1143 kB) [ 0.000000] .bss : 0xc141f000 - 0xc1474920 ( 343 kB) [ 0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=2, Nodes=1 [ 0.000000] Hierarchical RCU implementation. [ 0.000000] Build-time adjustment of leaf fanout to 32. [ 0.000000] RCU restricting CPUs from NR_CPUS=16 to nr_cpu_ids=2. [ 0.000000] RCU: Adjusting geometry for rcu_fanout_leaf=32, nr_cpu_ids=2 [ 0.000000] NR_IRQS:16 nr_irqs:16 16 [ 0.000000] L2C-310 erratum 769419 enabled [ 0.000000] L2C-310 enabling early BRESP for Cortex-A9 [ 0.000000] L2C-310 full line of zeros enabled for Cortex-A9 [ 0.000000] L2C-310 ID prefetch enabled, offset 1 lines [ 0.000000] L2C-310 dynamic clock gating enabled, standby mode enabled [ 0.000000] L2C-310 cache controller enabled, 8 ways, 512 kB [ 0.000000] L2C-310: CACHE_ID 0x410030c9, AUX_CTRL 0x76060001 [ 0.000000] clocksource: timer1: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604467 ns [ 0.000005] sched_clock: 32 bits at 100MHz, resolution 10ns, wraps every 21474836475ns [ 0.000015] Switching to timer-based delay loop, resolution 10ns [ 0.000268] Console: colour dummy device 80x30 [ 0.000290] Calibrating delay loop (skipped), value calculated using timer frequency.. 200.00 BogoMIPS (lpj=500000) [ 0.000301] pid_max: default: 32768 minimum: 301 [ 0.000374] Mount-cache hash table entries: 2048 (order: 1, 8192 bytes) [ 0.000382] Mountpoint-cache hash table entries: 2048 (order: 1, 8192 bytes) [ 0.000879] CPU: Testing write buffer coherency: ok [ 0.001062] CPU0: thread -1, cpu 0, socket 0, mpidr 80000000 [ 0.001207] Setting up static identity map for 0x300000 - 0x300098 [ 0.003872] CPU1: thread -1, cpu 1, socket 0, mpidr 80000001 [ 0.003946] Brought up 2 CPUs [ 0.003959] SMP: Total of 2 processors activated (400.00 BogoMIPS). [ 0.003965] CPU: All CPU(s) started in SVC mode. [ 0.004672] devtmpfs: initialized [ 0.008193] VFP support v0.3: implementor 41 architecture 3 part 30 variant 9 rev 4 [ 0.008609] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 9556302231375000 ns [ 0.011733] pinctrl core: initialized pinctrl subsystem [ 0.013149] NET: Registered protocol family 16 [ 0.014993] DMA: preallocated 256 KiB pool for atomic coherent allocations [ 0.029850] cpuidle: using governor menu [ 0.035166] No ATAGs? [ 0.035199] hw-breakpoint: found 5 (+1 reserved) breakpoint and 1 watchpoint registers. [ 0.035207] hw-breakpoint: maximum watchpoint size is 4 bytes. [ 0.037795] Serial: AMBA PL011 UART driver [ 0.064193] vgaarb: loaded [ 0.064994] SCSI subsystem initialized [ 0.065377] usbcore: registered new interface driver usbfs [ 0.065427] usbcore: registered new interface driver hub [ 0.065471] usbcore: registered new device driver usb [ 0.065637] soc:usbphy@0 supply vcc not found, using dummy regulator [ 0.066917] pps_core: LinuxPPS API ver. 1 registered [ 0.066925] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it> [ 0.066948] PTP clock support registered [ 0.067075] EDAC MC: Ver: 3.0.0 [ 0.068905] clocksource: Switched to clocksource timer1 [ 0.077130] NET: Registered protocol family 2 [ 0.077598] TCP established hash table entries: 8192 (order: 3, 32768 bytes) [ 0.077675] TCP bind hash table entries: 8192 (order: 4, 65536 bytes) [ 0.077789] TCP: Hash tables configured (established 8192 bind 8192) [ 0.077850] UDP hash table entries: 512 (order: 2, 16384 bytes) [ 0.077892] UDP-Lite hash table entries: 512 (order: 2, 16384 bytes) [ 0.078045] NET: Registered protocol family 1 [ 0.078313] RPC: Registered named UNIX socket transport module. [ 0.078322] RPC: Registered udp transport module. [ 0.078327] RPC: Registered tcp transport module. [ 0.078332] RPC: Registered tcp NFSv4.1 backchannel transport module. [ 0.079971] futex hash table entries: 512 (order: 3, 32768 bytes) [ 0.080491] workingset: timestamp_bits=28 max_order=18 bucket_order=0 [ 0.088552] squashfs: version 4.0 (2009/01/31) Phillip Lougher [ 0.089257] NFS: Registering the id_resolver key type [ 0.089295] Key type id_resolver registered [ 0.089302] Key type id_legacy registered [ 0.089357] ntfs: driver 2.1.32 [Flags: R/O]. [ 0.090460] bounce: pool size: 64 pages [ 0.090644] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 248) [ 0.090659] io scheduler noop registered [ 0.090670] io scheduler deadline registered [ 0.090702] io scheduler cfq registered (default) [ 0.101187] dma-pl330 ffe01000.pdma: Loaded driver for PL330 DMAC-341330 [ 0.101202] dma-pl330 ffe01000.pdma: DBUFF-512x8bytes Num_Chans-8 Num_Peri-32 Num_Events-8 [ 0.148800] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled [ 0.150717] console [ttyS0] disabled [ 0.150752] ffc02000.serial0: ttyS0 at MMIO 0xffc02000 (irq = 35, base_baud = 6250000) is a 16550A [ 0.760760] console [ttyS0] enabled [ 0.764930] ffc03000.serial1: ttyS1 at MMIO 0xffc03000 (irq = 36, base_baud = 6250000) is a 16550A [ 0.774702] SuperH (H)SCI(F) driver initialized [ 0.779746] msm_serial: driver initialized [ 0.783950] STMicroelectronics ASC driver initialized [ 0.789977] [drm] Initialized drm 1.1.0 20060810 [ 0.804439] brd: module loaded [ 0.812215] loop: module loaded [ 0.815664] at24 0-0051: 4096 byte 24c32 EEPROM, writable, 32 bytes/write [ 0.827372] libphy: Fixed MDIO Bus: probed [ 0.832015] CAN device driver interface [ 0.836848] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.3.0-k [ 0.843792] igb: Copyright (c) 2007-2014 Intel Corporation. [ 0.850523] stmmac - user ID: 0x10, Synopsys ID: 0x37 [ 0.855570] Ring mode enabled [ 0.858611] DMA HW capability register supported [ 0.863128] Enhanced/Alternate descriptors [ 0.867482] Enabled extended descriptors [ 0.871482] RX Checksum Offload Engine supported (type 2) [ 0.876948] TX Checksum insertion supported [ 0.881204] Enable RX Mitigation via HW Watchdog Timer [ 0.886863] socfpga-dwmac ff702000.ethernet eth0: No MDIO subnode found [ 0.899090] libphy: stmmac: probed [ 0.902484] eth0: PHY ID 00221611 at 4 IRQ POLL (stmmac-0:04) active [ 0.909742] pegasus: v0.9.3 (2013/04/25), Pegasus/Pegasus II USB Ethernet driver [ 0.917175] usbcore: registered new interface driver pegasus [ 0.922873] usbcore: registered new interface driver asix [ 0.928300] usbcore: registered new interface driver ax88179_178a [ 0.934422] usbcore: registered new interface driver cdc_ether [ 0.940294] usbcore: registered new interface driver smsc75xx [ 0.946078] usbcore: registered new interface driver smsc95xx [ 0.951848] usbcore: registered new interface driver net1080 [ 0.957529] usbcore: registered new interface driver cdc_subset [ 0.963470] usbcore: registered new interface driver zaurus [ 0.969098] usbcore: registered new interface driver cdc_ncm [ 0.975810] ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver [ 0.982335] ehci-pci: EHCI PCI platform driver [ 0.986814] ehci-platform: EHCI generic platform driver [ 0.992147] ehci-omap: OMAP-EHCI Host Controller driver [ 0.997446] ehci-orion: EHCI orion driver [ 1.001534] SPEAr-ehci: EHCI SPEAr driver [ 1.005623] ehci-st: EHCI STMicroelectronics driver [ 1.010577] ehci-exynos: EHCI EXYNOS driver [ 1.014845] ehci-atmel: EHCI Atmel driver [ 1.018930] tegra-ehci: Tegra EHCI driver [ 1.023017] ohci_hcd: USB 1.1 'Open' Host Controller (OHCI) Driver [ 1.029198] ohci-pci: OHCI PCI platform driver [ 1.033671] ohci-platform: OHCI generic platform driver [ 1.038999] ohci-omap3: OHCI OMAP3 driver [ 1.043076] SPEAr-ohci: OHCI SPEAr driver [ 1.047166] ohci-st: OHCI STMicroelectronics driver [ 1.052119] ohci-atmel: OHCI Atmel driver [ 1.056540] usbcore: registered new interface driver usb-storage [ 1.063604] mousedev: PS/2 mouse device common for all mice [ 1.071372] rtc-ds1307 0-0068: rtc core: registered ds1339 as rtc0 [ 1.078720] i2c /dev entries driver [ 1.088558] sdhci: Secure Digital Host Controller Interface driver [ 1.094733] sdhci: Copyright(c) Pierre Ossman [ 1.099926] Synopsys Designware Multimedia Card Interface Driver [ 1.106160] dw_mmc ff704000.dwmmc0: IDMAC supports 32-bit address mode. [ 1.112832] dw_mmc ff704000.dwmmc0: Using internal DMA controller. [ 1.119003] dw_mmc ff704000.dwmmc0: Version ID is 240a [ 1.124161] dw_mmc ff704000.dwmmc0: DW MMC controller at irq 30,32 bit host data width,1024 deep fifo [ 1.133484] dw_mmc ff704000.dwmmc0: Got CD GPIO [ 1.163951] dw_mmc ff704000.dwmmc0: 1 slots initialized [ 1.169801] sdhci-pltfm: SDHCI platform and OF driver helper [ 1.176752] ledtrig-cpu: registered to indicate activity on CPUs [ 1.183123] usbcore: registered new interface driver usbhid [ 1.188689] usbhid: USB HID core driver [ 1.196305] NET: Registered protocol family 10 [ 1.201510] sit: IPv6 over IPv4 tunneling driver [ 1.206748] NET: Registered protocol family 17 [ 1.211203] can: controller area network core (rev 20120528 abi 9) [ 1.217420] NET: Registered protocol family 29 [ 1.221867] can: raw protocol (rev 20120528) [ 1.226139] can: broadcast manager protocol (rev 20120528 t) [ 1.231793] can: netlink gateway (rev 20130117) max_hops=1 [ 1.237633] Key type dns_resolver registered [ 1.242056] ThumbEE CPU extension supported. [ 1.246339] Registering SWP/SWPB emulation handler [ 1.252996] rtc-ds1307 0-0068: setting system clock to 2000-01-01 10:28:48 UTC (946722528) [ 1.283660] mmc_host mmc0: Bus speed (slot 0) = 50000000Hz (slot req 50000000Hz, actual 50000000HZ div = 0) [ 1.293419] mmc0: new high speed SDHC card at address 0007 [ 1.299260] mmcblk0: mmc0:0007 SD4GB 3.71 GiB [ 1.305075] mmcblk0: p1 p2 p3 p4 [ 1.336767] IPv6: ADDRCONF(NETDEV_UP): eth0: link is not ready [ 5.324487] socfpga-dwmac ff702000.ethernet eth0: Link is Up - 1Gbps/Full - flow control rx/tx [ 5.333591] IPv6: ADDRCONF(NETDEV_CHANGE): eth0: link becomes ready [ 5.343917] Sending DHCP requests ., OK ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-09 16:31 ` Dinh Nguyen @ 2016-03-10 9:13 ` Giuseppe CAVALLARO 2016-03-10 16:47 ` Dinh Nguyen 0 siblings, 1 reply; 29+ messages in thread From: Giuseppe CAVALLARO @ 2016-03-10 9:13 UTC (permalink / raw) To: Dinh Nguyen Cc: Tomeu Vizoso, Andreas Färber, Fabrice GASNIER, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML On 3/9/2016 5:31 PM, Dinh Nguyen wrote: > On Wed, Mar 9, 2016 at 8:53 AM, Giuseppe CAVALLARO > <peppe.cavallaro@st.com> wrote: >> Hi Tomeu, Dinh, Andreas >> >> I need a sum and help from you to go ahead on the >> tx timeout. >> >> The "stmmac: MDIO fixes" seems to be the candidate to >> fix the phy connection and I will send the V2 asap (Andreas' comment). >> >> So, supposing the probe is ok and phy is connected, >> I need your input ... >> >> Tomeu: after revering the 0e80bdc9a72d (stmmac: first frame >> prep at the end of xmit routine) the network is >> not stable and there is a timeout after a while. >> The box has 3.50 with normal desc settings. >> >> Dinh: the network is ok, I wonder if you can share a boot >> log just to understand if the normal or enhanced >> descriptors are used. >> > > Here it is: ... > [ 0.850523] stmmac - user ID: 0x10, Synopsys ID: 0x37 > [ 0.855570] Ring mode enabled > [ 0.858611] DMA HW capability register supported > [ 0.863128] Enhanced/Alternate descriptors > [ 0.867482] Enabled extended descriptors > [ 0.871482] RX Checksum Offload Engine supported (type 2) > [ 0.876948] TX Checksum insertion supported > [ 0.881204] Enable RX Mitigation via HW Watchdog Timer > [ 0.886863] socfpga-dwmac ff702000.ethernet eth0: No MDIO subnode found > [ 0.899090] libphy: stmmac: probed > [ 0.902484] eth0: PHY ID 00221611 at 4 IRQ POLL (stmmac-0:04) active Thx Dinh, so you are using the Enhanced/Alternate descriptors I am debugging on my side on a setup with normal descriptors, I let you know peppe ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-10 9:13 ` Giuseppe CAVALLARO @ 2016-03-10 16:47 ` Dinh Nguyen 2016-03-11 9:09 ` Giuseppe CAVALLARO 0 siblings, 1 reply; 29+ messages in thread From: Dinh Nguyen @ 2016-03-10 16:47 UTC (permalink / raw) To: Giuseppe CAVALLARO Cc: Tomeu Vizoso, Andreas Färber, Fabrice GASNIER, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML On Thu, Mar 10, 2016 at 3:13 AM, Giuseppe CAVALLARO <peppe.cavallaro@st.com> wrote: > On 3/9/2016 5:31 PM, Dinh Nguyen wrote: >> >> On Wed, Mar 9, 2016 at 8:53 AM, Giuseppe CAVALLARO >> <peppe.cavallaro@st.com> wrote: >>> >>> Hi Tomeu, Dinh, Andreas >>> >>> I need a sum and help from you to go ahead on the >>> tx timeout. >>> >>> The "stmmac: MDIO fixes" seems to be the candidate to >>> fix the phy connection and I will send the V2 asap (Andreas' comment). >>> >>> So, supposing the probe is ok and phy is connected, >>> I need your input ... >>> >>> Tomeu: after revering the 0e80bdc9a72d (stmmac: first frame >>> prep at the end of xmit routine) the network is >>> not stable and there is a timeout after a while. >>> The box has 3.50 with normal desc settings. >>> >>> Dinh: the network is ok, I wonder if you can share a boot >>> log just to understand if the normal or enhanced >>> descriptors are used. >>> >> >> Here it is: > > ... >> >> [ 0.850523] stmmac - user ID: 0x10, Synopsys ID: 0x37 >> [ 0.855570] Ring mode enabled >> [ 0.858611] DMA HW capability register supported >> [ 0.863128] Enhanced/Alternate descriptors >> [ 0.867482] Enabled extended descriptors >> [ 0.871482] RX Checksum Offload Engine supported (type 2) >> [ 0.876948] TX Checksum insertion supported >> [ 0.881204] Enable RX Mitigation via HW Watchdog Timer >> [ 0.886863] socfpga-dwmac ff702000.ethernet eth0: No MDIO subnode found >> [ 0.899090] libphy: stmmac: probed >> [ 0.902484] eth0: PHY ID 00221611 at 4 IRQ POLL (stmmac-0:04) active > > > Thx Dinh, so you are using the Enhanced/Alternate descriptors > I am debugging on my side on a setup with normal descriptors, I let you > know > Doesn't the printout "Enhanced/Alternate descriptors" mean that I'm using Enhanced/Alternate descriptors? Dinh ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-10 16:47 ` Dinh Nguyen @ 2016-03-11 9:09 ` Giuseppe CAVALLARO 2016-03-14 11:43 ` Tomeu Vizoso 0 siblings, 1 reply; 29+ messages in thread From: Giuseppe CAVALLARO @ 2016-03-11 9:09 UTC (permalink / raw) To: Dinh Nguyen, Tomeu Vizoso Cc: Andreas Färber, Fabrice GASNIER, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML [-- Attachment #1: Type: text/plain, Size: 2746 bytes --] On 3/10/2016 5:47 PM, Dinh Nguyen wrote: > On Thu, Mar 10, 2016 at 3:13 AM, Giuseppe CAVALLARO > <peppe.cavallaro@st.com> wrote: >> On 3/9/2016 5:31 PM, Dinh Nguyen wrote: >>> >>> On Wed, Mar 9, 2016 at 8:53 AM, Giuseppe CAVALLARO >>> <peppe.cavallaro@st.com> wrote: >>>> >>>> Hi Tomeu, Dinh, Andreas >>>> >>>> I need a sum and help from you to go ahead on the >>>> tx timeout. >>>> >>>> The "stmmac: MDIO fixes" seems to be the candidate to >>>> fix the phy connection and I will send the V2 asap (Andreas' comment). >>>> >>>> So, supposing the probe is ok and phy is connected, >>>> I need your input ... >>>> >>>> Tomeu: after revering the 0e80bdc9a72d (stmmac: first frame >>>> prep at the end of xmit routine) the network is >>>> not stable and there is a timeout after a while. >>>> The box has 3.50 with normal desc settings. >>>> >>>> Dinh: the network is ok, I wonder if you can share a boot >>>> log just to understand if the normal or enhanced >>>> descriptors are used. >>>> >>> >>> Here it is: >> >> ... >>> >>> [ 0.850523] stmmac - user ID: 0x10, Synopsys ID: 0x37 >>> [ 0.855570] Ring mode enabled >>> [ 0.858611] DMA HW capability register supported >>> [ 0.863128] Enhanced/Alternate descriptors >>> [ 0.867482] Enabled extended descriptors >>> [ 0.871482] RX Checksum Offload Engine supported (type 2) >>> [ 0.876948] TX Checksum insertion supported >>> [ 0.881204] Enable RX Mitigation via HW Watchdog Timer >>> [ 0.886863] socfpga-dwmac ff702000.ethernet eth0: No MDIO subnode found >>> [ 0.899090] libphy: stmmac: probed >>> [ 0.902484] eth0: PHY ID 00221611 at 4 IRQ POLL (stmmac-0:04) active >> >> >> Thx Dinh, so you are using the Enhanced/Alternate descriptors >> I am debugging on my side on a setup with normal descriptors, I let you >> know >> > > Doesn't the printout "Enhanced/Alternate descriptors" mean that I'm using > Enhanced/Alternate descriptors? yes this means that you have the Databook 3.70a and, from the HW capability register, the driver will use the Enhanced/Alternate descriptors. This is the same HW I am using on my side where the stmmac is working fine. In the case where it is failing on net-next, although on Databook 3.50a, the HW capability register says that there is no enhanced descriptors and the driver uses the normal ones. Tomeu, I kindly ask you to try the patch attached. I found a bug on Tx path for normal descriptors. Please let me know if this help. Also let me know if we actually need to revert the 0e80bdc9a72d. I am trying to find some HW where test the normal descriptors to speed-up the tests on my side directly. Let me know and thx in advance. Regards, Peppe > > Dinh > [-- Attachment #2: 0001-stmmac-fix-tx-prepare-for-normal-desc.patch --] [-- Type: text/x-patch, Size: 1221 bytes --] >From ed3e38befc5500e05f46e1d52ea20a0b8d3829f3 Mon Sep 17 00:00:00 2001 From: Giuseppe Cavallaro <peppe.cavallaro@st.com> Date: Thu, 10 Mar 2016 14:57:48 +0100 Subject: [PATCH (linux-sti-4.1)] stmmac: fix tx prepare for normal desc This patch fixes a bug inside when use the normal descriptors. While preparing the tx descriptor the frame size was not properly set. Signed-off-by: Giuseppe Cavallaro <peppe.cavallaro@st.com> --- drivers/net/ethernet/stmicro/stmmac/norm_desc.c | 4 +++- 1 files changed, 3 insertions(+), 1 deletions(-) diff --git a/drivers/net/ethernet/stmicro/stmmac/norm_desc.c b/drivers/net/ethernet/stmicro/stmmac/norm_desc.c index e13228f..432b3f1 100644 --- a/drivers/net/ethernet/stmicro/stmmac/norm_desc.c +++ b/drivers/net/ethernet/stmicro/stmmac/norm_desc.c @@ -197,13 +197,15 @@ static void ndesc_prepare_tx_desc(struct dma_desc *p, int is_fs, int len, bool csum_flag, int mode, bool tx_own, bool ls) { - unsigned int tdes1 = p->des1; + unsigned int tdes1; if (mode == STMMAC_CHAIN_MODE) norm_set_tx_desc_len_on_chain(p, len); else norm_set_tx_desc_len_on_ring(p, len); + tdes1 = p->des1; + if (is_fs) tdes1 |= TDES1_FIRST_SEGMENT; else -- 1.7.4.4 ^ permalink raw reply related [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-11 9:09 ` Giuseppe CAVALLARO @ 2016-03-14 11:43 ` Tomeu Vizoso 2016-03-14 16:20 ` Giuseppe CAVALLARO 0 siblings, 1 reply; 29+ messages in thread From: Tomeu Vizoso @ 2016-03-14 11:43 UTC (permalink / raw) To: Giuseppe CAVALLARO Cc: Dinh Nguyen, Andreas Färber, Fabrice GASNIER, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML On 11 March 2016 at 10:09, Giuseppe CAVALLARO <peppe.cavallaro@st.com> wrote: > On 3/10/2016 5:47 PM, Dinh Nguyen wrote: >> >> On Thu, Mar 10, 2016 at 3:13 AM, Giuseppe CAVALLARO >> <peppe.cavallaro@st.com> wrote: >>> >>> On 3/9/2016 5:31 PM, Dinh Nguyen wrote: >>>> >>>> >>>> On Wed, Mar 9, 2016 at 8:53 AM, Giuseppe CAVALLARO >>>> <peppe.cavallaro@st.com> wrote: >>>>> >>>>> >>>>> Hi Tomeu, Dinh, Andreas >>>>> >>>>> I need a sum and help from you to go ahead on the >>>>> tx timeout. >>>>> >>>>> The "stmmac: MDIO fixes" seems to be the candidate to >>>>> fix the phy connection and I will send the V2 asap (Andreas' comment). >>>>> >>>>> So, supposing the probe is ok and phy is connected, >>>>> I need your input ... >>>>> >>>>> Tomeu: after revering the 0e80bdc9a72d (stmmac: first frame >>>>> prep at the end of xmit routine) the network is >>>>> not stable and there is a timeout after a while. >>>>> The box has 3.50 with normal desc settings. >>>>> >>>>> Dinh: the network is ok, I wonder if you can share a boot >>>>> log just to understand if the normal or enhanced >>>>> descriptors are used. >>>>> >>>> >>>> Here it is: >>> >>> >>> ... >>>> >>>> >>>> [ 0.850523] stmmac - user ID: 0x10, Synopsys ID: 0x37 >>>> [ 0.855570] Ring mode enabled >>>> [ 0.858611] DMA HW capability register supported >>>> [ 0.863128] Enhanced/Alternate descriptors >>>> [ 0.867482] Enabled extended descriptors >>>> [ 0.871482] RX Checksum Offload Engine supported (type 2) >>>> [ 0.876948] TX Checksum insertion supported >>>> [ 0.881204] Enable RX Mitigation via HW Watchdog Timer >>>> [ 0.886863] socfpga-dwmac ff702000.ethernet eth0: No MDIO subnode >>>> found >>>> [ 0.899090] libphy: stmmac: probed >>>> [ 0.902484] eth0: PHY ID 00221611 at 4 IRQ POLL (stmmac-0:04) active >>> >>> >>> >>> Thx Dinh, so you are using the Enhanced/Alternate descriptors >>> I am debugging on my side on a setup with normal descriptors, I let you >>> know >>> >> >> Doesn't the printout "Enhanced/Alternate descriptors" mean that I'm using >> Enhanced/Alternate descriptors? > > > yes this means that you have the Databook 3.70a and, from the HW > capability register, the driver will use the Enhanced/Alternate > descriptors. This is the same HW I am using on my side where the > stmmac is working fine. > > In the case where it is failing on net-next, although on Databook 3.50a, > the HW capability register says that there is no enhanced descriptors > and the driver uses the normal ones. > > Tomeu, I kindly ask you to try the patch attached. I found a bug on Tx > path for normal descriptors. Please let me know if this help. > Also let me know if we actually need to revert the 0e80bdc9a72d. Hi Peppe, with that patch I don't see any difference at all in my setup. So to be clear, with these commits on top of next-20160314, I still get the hang during boot: 209afef6f0cd ARM: dts: rockchip: Add mdio node to ethernet node 2315acc6cf7f Revert "stmmac: first frame prep at the end of xmit routine" b5e08e810c63 stmmac: fix tx prepare for normal desc 37c15a31d850 i2c: immediately mark ourselves as registered 4342eec3c5a2 Add linux-next specific files for 20160314 [ 27.521026] WARNING: CPU: 1 PID: 0 at net/sched/sch_generic.c:303 dev_watchdog+0x284/0x288 [ 27.529460] NETDEV WATCHDOG: eth0 (rk_gmac-dwmac): transmit queue 0 timed out https://git.collabora.com/cgit/user/tomeu/linux.git/log/?h=broken-eth-on-rock2 > I am trying to find some HW where test the normal descriptors to > speed-up the tests on my side directly. Maybe get your tree in kernelci.org? I'm not sure if it's currently doing any nfsroot boots, though. Regards, Tomeu > Let me know and thx in advance. > > Regards, > Peppe > >> >> Dinh >> > ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-14 11:43 ` Tomeu Vizoso @ 2016-03-14 16:20 ` Giuseppe CAVALLARO 2016-03-15 7:23 ` Tomeu Vizoso 0 siblings, 1 reply; 29+ messages in thread From: Giuseppe CAVALLARO @ 2016-03-14 16:20 UTC (permalink / raw) To: Tomeu Vizoso Cc: Dinh Nguyen, Andreas Färber, Fabrice GASNIER, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML Hi Tomeu On 3/14/2016 12:43 PM, Tomeu Vizoso wrote: > Hi Peppe, > > with that patch I don't see any difference at all in my setup. > > So to be clear, with these commits on top of next-20160314, I still > get the hang during boot: > > 209afef6f0cd ARM: dts: rockchip: Add mdio node to ethernet node > 2315acc6cf7f Revert "stmmac: first frame prep at the end of xmit routine" > b5e08e810c63 stmmac: fix tx prepare for normal desc > 37c15a31d850 i2c: immediately mark ourselves as registered > 4342eec3c5a2 Add linux-next specific files for 20160314 > > [ 27.521026] WARNING: CPU: 1 PID: 0 at net/sched/sch_generic.c:303 > dev_watchdog+0x284/0x288 > [ 27.529460] NETDEV WATCHDOG: eth0 (rk_gmac-dwmac): transmit queue 0 timed out I do not reproduce the WATCHDOG but i am continuing to look at the code to understand if normal descriptor management is ok or not. I keep you informed. Just an info, did you test with 2315acc6cf7f included? Just to understand if it is introducing a problem. It works in case of enhanced descriptors are used instead of. > > https://git.collabora.com/cgit/user/tomeu/linux.git/log/?h=broken-eth-on-rock2 thx I will take a look at this Regards Peppe ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-14 16:20 ` Giuseppe CAVALLARO @ 2016-03-15 7:23 ` Tomeu Vizoso 2016-03-15 12:36 ` Giuseppe CAVALLARO 0 siblings, 1 reply; 29+ messages in thread From: Tomeu Vizoso @ 2016-03-15 7:23 UTC (permalink / raw) To: Giuseppe CAVALLARO Cc: Dinh Nguyen, Andreas Färber, Fabrice GASNIER, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML On 14 March 2016 at 17:20, Giuseppe CAVALLARO <peppe.cavallaro@st.com> wrote: > Hi Tomeu > > On 3/14/2016 12:43 PM, Tomeu Vizoso wrote: >> >> Hi Peppe, >> >> with that patch I don't see any difference at all in my setup. >> >> So to be clear, with these commits on top of next-20160314, I still >> get the hang during boot: >> >> 209afef6f0cd ARM: dts: rockchip: Add mdio node to ethernet node >> 2315acc6cf7f Revert "stmmac: first frame prep at the end of xmit routine" >> b5e08e810c63 stmmac: fix tx prepare for normal desc >> 37c15a31d850 i2c: immediately mark ourselves as registered >> 4342eec3c5a2 Add linux-next specific files for 20160314 >> >> [ 27.521026] WARNING: CPU: 1 PID: 0 at net/sched/sch_generic.c:303 >> dev_watchdog+0x284/0x288 >> [ 27.529460] NETDEV WATCHDOG: eth0 (rk_gmac-dwmac): transmit queue 0 >> timed out > > > I do not reproduce the WATCHDOG but i am continuing to look at the code > to understand if normal descriptor management is ok or not. I keep you > informed. > > Just an info, did you test with 2315acc6cf7f included? Just to > understand if it is introducing a problem. It works in case of > enhanced descriptors are used instead of. > >> >> >> https://git.collabora.com/cgit/user/tomeu/linux.git/log/?h=broken-eth-on-rock2 > > > thx I will take a look at this Thanks. Btw, I have rebased on top of 4.5 this morning and I have noticed that 88f8b1bb41c6 ("stmmac: Fix 'eth0: No PHY found' regression") got in there, so I guess we have now a bunch of boards with broken network on that release :( Regards, Tomeu > Regards > Peppe > > ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-15 7:23 ` Tomeu Vizoso @ 2016-03-15 12:36 ` Giuseppe CAVALLARO 2016-03-30 16:44 ` Dinh Nguyen 0 siblings, 1 reply; 29+ messages in thread From: Giuseppe CAVALLARO @ 2016-03-15 12:36 UTC (permalink / raw) To: Tomeu Vizoso Cc: Dinh Nguyen, Andreas Färber, Fabrice GASNIER, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML [-- Attachment #1: Type: text/plain, Size: 1324 bytes --] Hello Tomeu On 3/15/2016 8:23 AM, Tomeu Vizoso wrote: > Thanks. > > Btw, I have rebased on top of 4.5 this morning and I have noticed that > 88f8b1bb41c6 ("stmmac: Fix 'eth0: No PHY found' regression") got in > there, so I guess we have now a bunch of boards with broken network on > that release:( This is the status on my side: I am testing on an HW that has the Enhanced descriptors and all works fine. On this HW, if I force the driver to use the normal descriptor layout, I meet problems but using both net.git and net-next. So I suspect I cannot ply with this HW forcing the normal descriptors. But! That is helping me to check if, on net-next, the stmmac is actually programming fine the normal desc case. I have just found another fix so I kindly ask you to apply the temp patch attached and let me know. In details, I have noticed that the OWN bit was not set in the right TDES0. I also ask you to give me a log of the kernel where the stmmac was running fine. I would like to see which configuration it is selected at runtime by the driver on your box. From your previous logs (where the stmmac failed), it seems that the problem is on normal desc but, to be honest, this is the first case I see a 3.50a with HW capability register and w/o Enhanced descriptors. Best Regards Peppe > Regards, > > Tomeu [-- Attachment #2: tmp.patch --] [-- Type: text/x-patch, Size: 542 bytes --] diff --git a/drivers/net/ethernet/stmicro/stmmac/norm_desc.c b/drivers/net/ethernet/stmicro/stmmac/norm_desc.c index e13228f..44c052f 100644 --- a/drivers/net/ethernet/stmicro/stmmac/norm_desc.c +++ b/drivers/net/ethernet/stmicro/stmmac/norm_desc.c @@ -217,10 +217,10 @@ static void ndesc_prepare_tx_desc(struct dma_desc *p, int is_fs, int len, if (ls) tdes1 |= TDES1_LAST_SEGMENT; - if (tx_own) - tdes1 |= TDES0_OWN; - p->des1 = tdes1; + + if (tx_own) + p->des0 |= TDES0_OWN; } static void ndesc_set_tx_ic(struct dma_desc *p) ^ permalink raw reply related [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-15 12:36 ` Giuseppe CAVALLARO @ 2016-03-30 16:44 ` Dinh Nguyen 2016-03-31 7:53 ` Giuseppe CAVALLARO 0 siblings, 1 reply; 29+ messages in thread From: Dinh Nguyen @ 2016-03-30 16:44 UTC (permalink / raw) To: Giuseppe CAVALLARO Cc: Tomeu Vizoso, Andreas Färber, Fabrice GASNIER, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML On Tue, Mar 15, 2016 at 7:36 AM, Giuseppe CAVALLARO <peppe.cavallaro@st.com> wrote: > Hello Tomeu > > On 3/15/2016 8:23 AM, Tomeu Vizoso wrote: >> >> Thanks. >> >> Btw, I have rebased on top of 4.5 this morning and I have noticed that >> 88f8b1bb41c6 ("stmmac: Fix 'eth0: No PHY found' regression") got in >> there, so I guess we have now a bunch of boards with broken network on >> that release:( > > > > This is the status on my side: I am testing on an HW that has the > Enhanced descriptors and all works fine. > > On this HW, if I force the driver to use the normal descriptor > layout, I meet problems but using both net.git and net-next. > So I suspect I cannot ply with this HW forcing the normal descriptors. > But! That is helping me to check if, on net-next, the stmmac is > actually programming fine the normal desc case. > I have just found another fix so I kindly ask you to apply the temp > patch attached and let me know. > In details, I have noticed that the OWN bit was not set in the right > TDES0. > > I also ask you to give me a log of the kernel where the stmmac was > running fine. I would like to see which configuration it is selected > at runtime by the driver on your box. > From your previous logs (where the stmmac failed), it seems that > the problem is on normal desc but, to be honest, this is the first > case I see a 3.50a with HW capability register and w/o Enhanced > descriptors. > Are you still working on a fix for: [ 1.196110] libphy: PHY stmmac-0:ffffffff not found [ 1.200972] eth0: Could not attach to PHY [ 1.204991] stmmac_open: Cannot attach to PHY (error: -19) I see the error still there as of linux-next 20160330. Dinh ^ permalink raw reply [flat|nested] 29+ messages in thread
* Re: [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement 2016-03-30 16:44 ` Dinh Nguyen @ 2016-03-31 7:53 ` Giuseppe CAVALLARO 0 siblings, 0 replies; 29+ messages in thread From: Giuseppe CAVALLARO @ 2016-03-31 7:53 UTC (permalink / raw) To: Dinh Nguyen Cc: Tomeu Vizoso, Andreas Färber, Fabrice GASNIER, devicetree, Heiko Stübner, netdev, open list:ARM/Rockchip SoC..., LAKML, Gabriel Fernandez, Alexandre TORGUE, Frank Schäfer, LKML On 3/30/2016 6:44 PM, Dinh Nguyen wrote: > On Tue, Mar 15, 2016 at 7:36 AM, Giuseppe CAVALLARO > <peppe.cavallaro@st.com> wrote: >> Hello Tomeu >> >> On 3/15/2016 8:23 AM, Tomeu Vizoso wrote: >>> >>> Thanks. >>> >>> Btw, I have rebased on top of 4.5 this morning and I have noticed that >>> 88f8b1bb41c6 ("stmmac: Fix 'eth0: No PHY found' regression") got in >>> there, so I guess we have now a bunch of boards with broken network on >>> that release:( >> >> >> >> This is the status on my side: I am testing on an HW that has the >> Enhanced descriptors and all works fine. >> >> On this HW, if I force the driver to use the normal descriptor >> layout, I meet problems but using both net.git and net-next. >> So I suspect I cannot ply with this HW forcing the normal descriptors. >> But! That is helping me to check if, on net-next, the stmmac is >> actually programming fine the normal desc case. >> I have just found another fix so I kindly ask you to apply the temp >> patch attached and let me know. >> In details, I have noticed that the OWN bit was not set in the right >> TDES0. >> >> I also ask you to give me a log of the kernel where the stmmac was >> running fine. I would like to see which configuration it is selected >> at runtime by the driver on your box. >> From your previous logs (where the stmmac failed), it seems that >> the problem is on normal desc but, to be honest, this is the first >> case I see a 3.50a with HW capability register and w/o Enhanced >> descriptors. >> > > Are you still working on a fix for: > > [ 1.196110] libphy: PHY stmmac-0:ffffffff not found > [ 1.200972] eth0: Could not attach to PHY > [ 1.204991] stmmac_open: Cannot attach to PHY (error: -19) > > I see the error still there as of linux-next 20160330. this could be because the fixes have been not applied on net-next I will check and resend all asap peppe > > Dinh > ^ permalink raw reply [flat|nested] 29+ messages in thread
end of thread, other threads:[~2016-03-31 7:54 UTC | newest] Thread overview: 29+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- [not found] <1457294038-14243-1-git-send-email-afaerber@suse.de> 2016-03-06 19:53 ` [PATCH v3 1/8] Documentation: devicetree: Add vendor prefix for GeekBuying.com Andreas Färber 2016-03-06 19:53 ` [PATCH v3 2/8] Documentation: devicetree: rockchip: Document GeekBox Andreas Färber 2016-03-06 19:53 ` [PATCH v3 3/8] arm64: dts: rockchip: Add GeekBox config Andreas Färber 2016-03-06 19:53 ` [PATCH v3 4/8] Documentation: devicetree: Clean up gpio-keys example Andreas Färber 2016-03-07 18:05 ` Heiko Stübner 2016-03-07 18:27 ` Andreas Färber 2016-03-06 19:53 ` [PATCH v3 5/8] arm64: dts: rockchip: Clean up gpio-keys nodes Andreas Färber 2016-03-06 19:53 ` [PATCH v3 6/8] arm64: dts: rockchip: Add power key to GeekBox Andreas Färber 2016-03-10 23:04 ` Julien Chauveau 2016-03-16 10:58 ` Andreas Färber 2016-03-16 13:52 ` Andreas Färber 2016-03-10 23:09 ` Julien Chauveau 2016-03-06 19:53 ` [PATCH v3 7/8] Documentation: devicetree: rockchip: Document Landingship Andreas Färber 2016-03-17 14:46 ` Rob Herring 2016-03-06 19:53 ` [PATCH v3 8/8] arm64: dts: rockchip: Add Landingship config Andreas Färber [not found] ` <56DD7172.4000707@suse.de> [not found] ` <2714888.1DdqvJZ8cb@diego> [not found] ` <56DD7593.5060003@suse.de> [not found] ` <56DD8176.2080603@st.com> [not found] ` <56DD8FBE.9010200@suse.de> [not found] ` <56DD99A4.5030004@st.com> [not found] ` <56DDA26C.3050301@suse.de> [not found] ` <56DDA3D5.3090209@st.com> [not found] ` <56DDB749.1020808@suse.de> [not found] ` <CADhT+wfO8x4En78g5ixnnwbpaeXJGDo+Q1sOABYsbXzNZy0CPw@mail.gmail.com> [not found] ` <56DE7E1D.5070508@st.com> [not found] ` <CADhT+weKf+F98uxCQhRa2RfMm8+4p=rrNZc-Vf=w_HPycXto=A@mail.gmail.com> [not found] ` <CAAObsKD9HoEbtV_JMz_R=bcrQseDmhncRAWP9k8djksL-LMQqw@mail.gmail.com> [not found] ` <56DFE55B.2090806@st.com> [not found] ` <56DFE64B.8060606@st.com> [not found] ` <CAAObsKBr9SXg1-wr9O-ypR8JozdGpeAwfDLMeUKi8ozxkKyTXg@mail.gmail.com> [not found] ` <56DFF253.9050208@st.com> 2016-03-09 10:27 ` [PATCH v3 0/8] arm64: rockchip: Initial GeekBox enablement Giuseppe CAVALLARO 2016-03-09 10:53 ` Tomeu Vizoso 2016-03-09 14:31 ` Giuseppe CAVALLARO 2016-03-09 14:53 ` Giuseppe CAVALLARO 2016-03-09 16:31 ` Dinh Nguyen 2016-03-10 9:13 ` Giuseppe CAVALLARO 2016-03-10 16:47 ` Dinh Nguyen 2016-03-11 9:09 ` Giuseppe CAVALLARO 2016-03-14 11:43 ` Tomeu Vizoso 2016-03-14 16:20 ` Giuseppe CAVALLARO 2016-03-15 7:23 ` Tomeu Vizoso 2016-03-15 12:36 ` Giuseppe CAVALLARO 2016-03-30 16:44 ` Dinh Nguyen 2016-03-31 7:53 ` Giuseppe CAVALLARO
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).