From: Maxime Ripard <maxime@cerno.tech>
To: Frank Lee <frank@allwinnertech.com>
Cc: robh+dt@kernel.org, wens@csie.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, tiny.windzz@gmail.com,
huangshuosheng@allwinnertech.com, liyong@allwinnertech.com
Subject: Re: [PATCH v4 14/16] arm64: allwinner: A100: add the basical Allwinner A100 DTSI file
Date: Thu, 23 Jul 2020 18:54:48 +0200 [thread overview]
Message-ID: <20200723165448.crdc4fc5jwqmsret@gilmour.lan> (raw)
In-Reply-To: <f7f86c648bad6e72f8fc8117b96065bf5326a273.1594708864.git.frank@allwinnertech.com>
Hi,
On Tue, Jul 14, 2020 at 03:20:29PM +0800, Frank Lee wrote:
> From: Yangtao Li <frank@allwinnertech.com>
>
> Allwinner A100 is a new SoC with Cortex-A53 cores, this commit adds
> the basical DTSI file of it, including the clock, i2c, pins, sid, ths,
> nmi, and UART support.
>
> Signed-off-by: Yangtao Li <frank@allwinnertech.com>
> ---
> .../arm64/boot/dts/allwinner/sun50i-a100.dtsi | 364 ++++++++++++++++++
> 1 file changed, 364 insertions(+)
> create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi
>
> diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi
> new file mode 100644
> index 000000000000..3fb2443f2121
> --- /dev/null
> +++ b/arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi
> @@ -0,0 +1,364 @@
> +// SPDX-License-Identifier: (GPL-2.0+ or MIT)
> +/*
> + * Copyright (c) 2020 Yangtao Li <frank@allwinnertech.com>
> + */
> +
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +#include <dt-bindings/clock/sun50i-a100-ccu.h>
> +#include <dt-bindings/clock/sun50i-a100-r-ccu.h>
> +#include <dt-bindings/reset/sun50i-a100-ccu.h>
> +#include <dt-bindings/reset/sun50i-a100-r-ccu.h>
> +
> +/ {
> + interrupt-parent = <&gic>;
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + cpus {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + cpu0: cpu@0 {
> + compatible = "arm,armv8";
You should use the arm,cortex-a53 compatible here, arm,armv8 is for
software models.
> + sid@3006000 {
The node name is supposed to be the class of the device, and the DT spec
defines a list of them already. eeprom would be better suited here.
> + thermal-zones {
> + cpu-thermal-zone {
> + polling-delay-passive = <0>;
> + polling-delay = <0>;
> + thermal-sensors = <&ths 0>;
> + };
> +
> + gpu-thermal-zone {
> + polling-delay-passive = <0>;
> + polling-delay = <0>;
> + thermal-sensors = <&ths 1>;
> + };
> +
> + ddr-thermal-zone {
> + polling-delay-passive = <0>;
> + polling-delay = <0>;
> + thermal-sensors = <&ths 2>;
> + };
> + };
Ideally, the nodes here should be ordered by alphabetical order (so ddr
before GPU).
Thanks!
Maxime
next prev parent reply other threads:[~2020-07-23 16:54 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-07-14 6:55 [PATCH v4 00/16] Allwinner A100 Initial support Frank Lee
2020-07-14 6:59 ` [PATCH v4 01/16] dt-bindings: clk: sunxi-ccu: add compatible string for A100 CCU and R-CCU Frank Lee
2020-07-14 7:02 ` [PATCH v4 02/16] clk: sunxi-ng: add support for the Allwinner A100 CCU Frank Lee
2020-07-14 7:03 ` [PATCH v4 03/16] dt-bindings: pinctrl: sunxi: Get rid of continual nesting Frank Lee
2020-07-14 20:50 ` Rob Herring
2020-07-14 7:06 ` [PATCH v4 04/16] dt-bindings: pinctrl: sunxi: Add A100 pinctrl bindings Frank Lee
2020-07-14 20:51 ` Rob Herring
2020-07-14 7:07 ` [PATCH v4 05/16] pinctrl: sunxi: add support for the Allwinner A100 pin controller Frank Lee
2020-07-14 7:08 ` [PATCH v4 06/16] dt-bindings: nvmem: SID: add binding for A100's SID controller Frank Lee
2020-07-14 20:51 ` Rob Herring
2020-07-20 9:23 ` Srinivas Kandagatla
2020-07-14 7:11 ` [PATCH v4 07/16] dt-bindings: thermal: sun8i: Add binding for A100's THS controller Frank Lee
2020-07-14 7:13 ` [PATCH v4 08/16] thermal: sun8i: add TEMP_CALIB_MASK for calibration data in sun50i_h6_ths_calibrate Frank Lee
2020-07-17 4:26 ` Daniel Lezcano
2020-07-17 7:35 ` Frank Lee
2020-07-17 7:56 ` Daniel Lezcano
2020-07-20 9:27 ` Frank Lee
2020-07-20 10:38 ` Daniel Lezcano
2020-07-23 16:56 ` Maxime Ripard
2020-07-14 7:14 ` [PATCH v4 09/16] thermal: sun8i: Add A100's THS controller support Frank Lee
2020-07-14 7:15 ` [PATCH v4 10/16] mfd: axp20x: Allow the AXP803 to be probed by I2C Frank Lee
2020-07-14 11:54 ` Chen-Yu Tsai
2020-07-14 7:16 ` [PATCH v4 11/16] dt-bindings: irq: sun7i-nmi: fix dt-binding for a80 nmi Frank Lee
2020-07-14 7:17 ` [PATCH v4 12/16] dt-bindings: irq: sun7i-nmi: Add binding for A100's NMI controller Frank Lee
2020-07-14 7:18 ` [PATCH v4 13/16] dt-bindings: i2c: mv64xxx: Add compatible for the A100 i2c node Frank Lee
2020-07-22 10:55 ` Wolfram Sang
2020-07-14 7:20 ` [PATCH v4 14/16] arm64: allwinner: A100: add the basical Allwinner A100 DTSI file Frank Lee
2020-07-23 16:54 ` Maxime Ripard [this message]
2020-07-24 6:25 ` Frank Lee
2020-07-24 8:12 ` Maxime Ripard
2020-07-14 7:21 ` [PATCH v4 15/16] dt-bindings: arm: sunxi: Add Allwinner A100 Perf1 Board bindings Frank Lee
2020-07-14 7:22 ` [PATCH v4 16/16] arm64: allwinner: A100: add support for Allwinner Perf1 board Frank Lee
2020-07-17 4:28 ` [PATCH v4 00/16] Allwinner A100 Initial support Daniel Lezcano
2020-07-17 7:38 ` Frank Lee
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200723165448.crdc4fc5jwqmsret@gilmour.lan \
--to=maxime@cerno.tech \
--cc=devicetree@vger.kernel.org \
--cc=frank@allwinnertech.com \
--cc=huangshuosheng@allwinnertech.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=liyong@allwinnertech.com \
--cc=robh+dt@kernel.org \
--cc=tiny.windzz@gmail.com \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).