From: Shengyu Qu <wiagn233@outlook.com>
To: Sia Jee Heng <jeeheng.sia@starfivetech.com>,
kernel@esmil.dk, robh+dt@kernel.org,
krzysztof.kozlowski+dt@linaro.org, krzk@kernel.org,
conor+dt@kernel.org, paul.walmsley@sifive.com,
palmer@dabbelt.com, aou@eecs.berkeley.edu,
daniel.lezcano@linaro.org, tglx@linutronix.de, conor@kernel.org,
anup@brainfault.org, gregkh@linuxfoundation.org,
jirislaby@kernel.org, michal.simek@amd.com,
michael.zhu@starfivetech.com, drew@beagleboard.org
Cc: wiagn233@outlook.com, devicetree@vger.kernel.org,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
leyfoon.tan@starfivetech.com
Subject: Re: [PATCH v3 6/6] riscv: dts: starfive: Add initial StarFive JH8100 device tree
Date: Fri, 8 Dec 2023 20:08:59 +0800 [thread overview]
Message-ID: <TY3P286MB2611F70A3D61788E556C8A30988AA@TY3P286MB2611.JPNP286.PROD.OUTLOOK.COM> (raw)
In-Reply-To: <20231201121410.95298-7-jeeheng.sia@starfivetech.com>
Hello Sia,
Does the dubhe-80 cores actually support vector? Or vector support
doesn't exist on actual silicon?
Best regards,
Shengyu
> Add initial device tree for the StarFive JH8100 RISC-V SoC.
>
> Signed-off-by: Sia Jee Heng <jeeheng.sia@starfivetech.com>
> Reviewed-by: Ley Foon Tan <leyfoon.tan@starfivetech.com>
> ---
> arch/riscv/boot/dts/starfive/Makefile | 2 +
> arch/riscv/boot/dts/starfive/jh8100-evb.dts | 28 ++
> arch/riscv/boot/dts/starfive/jh8100.dtsi | 378 ++++++++++++++++++++
> 3 files changed, 408 insertions(+)
> create mode 100644 arch/riscv/boot/dts/starfive/jh8100-evb.dts
> create mode 100644 arch/riscv/boot/dts/starfive/jh8100.dtsi
>
> diff --git a/arch/riscv/boot/dts/starfive/Makefile b/arch/riscv/boot/dts/starfive/Makefile
> index 0141504c0f5c..ef5c7331c7ec 100644
> --- a/arch/riscv/boot/dts/starfive/Makefile
> +++ b/arch/riscv/boot/dts/starfive/Makefile
> @@ -10,3 +10,5 @@ dtb-$(CONFIG_ARCH_STARFIVE) += jh7100-starfive-visionfive-v1.dtb
>
> dtb-$(CONFIG_ARCH_STARFIVE) += jh7110-starfive-visionfive-2-v1.2a.dtb
> dtb-$(CONFIG_ARCH_STARFIVE) += jh7110-starfive-visionfive-2-v1.3b.dtb
> +
> +dtb-$(CONFIG_ARCH_STARFIVE) += jh8100-evb.dtb
> diff --git a/arch/riscv/boot/dts/starfive/jh8100-evb.dts b/arch/riscv/boot/dts/starfive/jh8100-evb.dts
> new file mode 100644
> index 000000000000..c16bc25d8988
> --- /dev/null
> +++ b/arch/riscv/boot/dts/starfive/jh8100-evb.dts
> @@ -0,0 +1,28 @@
> +// SPDX-License-Identifier: GPL-2.0 OR MIT
> +/*
> + * Copyright (c) 2021-2023 StarFive Technology Co., Ltd.
> + */
> +
> +#include "jh8100.dtsi"
> +
> +/ {
> + model = "StarFive JH8100 EVB";
> + compatible = "starfive,jh8100-evb", "starfive,jh8100";
> +
> + aliases {
> + serial0 = &uart0;
> + };
> +
> + chosen {
> + stdout-path = "serial0:115200n8";
> + };
> +
> + memory@40000000 {
> + device_type = "memory";
> + reg = <0x0 0x40000000 0x2 0x00000000>;
> + };
> +};
> +
> +&uart0 {
> + status = "okay";
> +};
> diff --git a/arch/riscv/boot/dts/starfive/jh8100.dtsi b/arch/riscv/boot/dts/starfive/jh8100.dtsi
> new file mode 100644
> index 000000000000..f26aff5c1ddf
> --- /dev/null
> +++ b/arch/riscv/boot/dts/starfive/jh8100.dtsi
> @@ -0,0 +1,378 @@
> +// SPDX-License-Identifier: GPL-2.0 OR MIT
> +/*
> + * Copyright (c) 2021-2023 StarFive Technology Co., Ltd.
> + */
> +
> +/dts-v1/;
> +
> +/ {
> + compatible = "starfive,jh8100";
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + cpus {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + timebase-frequency = <4000000>;
> +
> + cpu0: cpu@0 {
> + compatible = "starfive,dubhe-80", "riscv";
> + capacity-dmips-mhz = <768>;
> + d-cache-block-size = <64>;
> + d-cache-sets = <512>;
> + d-cache-size = <32768>;
> + d-tlb-sets = <1>;
> + d-tlb-size = <48>;
> + device_type = "cpu";
> + i-cache-block-size = <64>;
> + i-cache-sets = <512>;
> + i-cache-size = <32768>;
> + i-tlb-sets = <1>;
> + i-tlb-size = <48>;
> + mmu-type = "riscv,sv48";
> + next-level-cache = <&l2c0>;
> + reg = <0x0>;
> + riscv,isa = "rv64imafdch";
> + riscv,isa-base = "rv64i";
> + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "h", "zicntr",
> + "zicsr", "zifencei", "zihintpause", "zihpm",
> + "zba", "zbb", "zbs", "sscofpmf";
> + tlb-split;
> +
> + cpu0_intc: interrupt-controller {
> + compatible = "riscv,cpu-intc";
> + interrupt-controller;
> + #interrupt-cells = <1>;
> + };
> + };
> +
> + cpu1: cpu@1 {
> + compatible = "starfive,dubhe-80", "riscv";
> + capacity-dmips-mhz = <768>;
> + d-cache-block-size = <64>;
> + d-cache-sets = <512>;
> + d-cache-size = <32768>;
> + d-tlb-sets = <1>;
> + d-tlb-size = <48>;
> + device_type = "cpu";
> + i-cache-block-size = <64>;
> + i-cache-sets = <512>;
> + i-cache-size = <32768>;
> + i-tlb-sets = <1>;
> + i-tlb-size = <48>;
> + mmu-type = "riscv,sv48";
> + next-level-cache = <&l2c1>;
> + reg = <0x1>;
> + riscv,isa = "rv64imafdch";
> + riscv,isa-base = "rv64i";
> + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "h", "zicntr",
> + "zicsr", "zifencei", "zihintpause", "zihpm",
> + "zba", "zbb", "zbs", "sscofpmf";
> + tlb-split;
> +
> + cpu1_intc: interrupt-controller {
> + compatible = "riscv,cpu-intc";
> + interrupt-controller;
> + #interrupt-cells = <1>;
> + };
> + };
> +
> + cpu2: cpu@2 {
> + compatible = "starfive,dubhe-90", "riscv";
> + capacity-dmips-mhz = <1024>;
> + d-cache-block-size = <64>;
> + d-cache-sets = <1024>;
> + d-cache-size = <65536>;
> + d-tlb-sets = <1>;
> + d-tlb-size = <48>;
> + device_type = "cpu";
> + i-cache-block-size = <64>;
> + i-cache-sets = <1024>;
> + i-cache-size = <65536>;
> + i-tlb-sets = <1>;
> + i-tlb-size = <48>;
> + mmu-type = "riscv,sv48";
> + next-level-cache = <&l2c2>;
> + reg = <0x2>;
> + riscv,isa = "rv64imafdch";
> + riscv,isa-base = "rv64i";
> + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "h", "zicntr",
> + "zicsr", "zifencei", "zihintpause", "zihpm",
> + "zba", "zbb", "zbs", "sscofpmf";
> + tlb-split;
> +
> + cpu2_intc: interrupt-controller {
> + compatible = "riscv,cpu-intc";
> + interrupt-controller;
> + #interrupt-cells = <1>;
> + };
> + };
> +
> + cpu3: cpu@3 {
> + compatible = "starfive,dubhe-90", "riscv";
> + capacity-dmips-mhz = <1024>;
> + d-cache-block-size = <64>;
> + d-cache-sets = <1024>;
> + d-cache-size = <65536>;
> + d-tlb-sets = <1>;
> + d-tlb-size = <48>;
> + device_type = "cpu";
> + i-cache-block-size = <64>;
> + i-cache-sets = <1024>;
> + i-cache-size = <65536>;
> + i-tlb-sets = <1>;
> + i-tlb-size = <48>;
> + mmu-type = "riscv,sv48";
> + next-level-cache = <&l2c2>;
> + reg = <0x3>;
> + riscv,isa = "rv64imafdch";
> + riscv,isa-base = "rv64i";
> + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "h", "zicntr",
> + "zicsr", "zifencei", "zihintpause", "zihpm",
> + "zba", "zbb", "zbs", "sscofpmf";
> + tlb-split;
> +
> + cpu3_intc: interrupt-controller {
> + compatible = "riscv,cpu-intc";
> + interrupt-controller;
> + #interrupt-cells = <1>;
> + };
> + };
> +
> + cpu4: cpu@4 {
> + compatible = "starfive,dubhe-90", "riscv";
> + capacity-dmips-mhz = <1024>;
> + d-cache-block-size = <64>;
> + d-cache-sets = <1024>;
> + d-cache-size = <65536>;
> + d-tlb-sets = <1>;
> + d-tlb-size = <48>;
> + device_type = "cpu";
> + i-cache-block-size = <64>;
> + i-cache-sets = <1024>;
> + i-cache-size = <65536>;
> + i-tlb-sets = <1>;
> + i-tlb-size = <48>;
> + mmu-type = "riscv,sv48";
> + next-level-cache = <&l2c2>;
> + reg = <0x4>;
> + riscv,isa = "rv64imafdch";
> + riscv,isa-base = "rv64i";
> + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "h", "zicntr",
> + "zicsr", "zifencei", "zihintpause", "zihpm",
> + "zba", "zbb", "zbs", "sscofpmf";
> + tlb-split;
> +
> + cpu4_intc: interrupt-controller {
> + compatible = "riscv,cpu-intc";
> + interrupt-controller;
> + #interrupt-cells = <1>;
> + };
> + };
> +
> + cpu5: cpu@5 {
> + compatible = "starfive,dubhe-90", "riscv";
> + capacity-dmips-mhz = <1024>;
> + d-cache-block-size = <64>;
> + d-cache-sets = <1024>;
> + d-cache-size = <65536>;
> + d-tlb-sets = <1>;
> + d-tlb-size = <48>;
> + device_type = "cpu";
> + i-cache-block-size = <64>;
> + i-cache-sets = <1024>;
> + i-cache-size = <65536>;
> + i-tlb-sets = <1>;
> + i-tlb-size = <48>;
> + mmu-type = "riscv,sv48";
> + next-level-cache = <&l2c2>;
> + reg = <0x5>;
> + riscv,isa = "rv64imafdch";
> + riscv,isa-base = "rv64i";
> + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "h", "zicntr",
> + "zicsr", "zifencei", "zihintpause", "zihpm",
> + "zba", "zbb", "zbs", "sscofpmf";
> + tlb-split;
> +
> + cpu5_intc: interrupt-controller {
> + compatible = "riscv,cpu-intc";
> + interrupt-controller;
> + #interrupt-cells = <1>;
> + };
> + };
> +
> + cpu-map {
> + cluster0 {
> + core0 {
> + cpu = <&cpu0>;
> + };
> + };
> +
> + cluster1 {
> + core0 {
> + cpu = <&cpu1>;
> + };
> + };
> +
> + cluster2 {
> + core0 {
> + cpu = <&cpu2>;
> + };
> +
> + core1 {
> + cpu = <&cpu3>;
> + };
> +
> + core2 {
> + cpu = <&cpu4>;
> + };
> +
> + core3 {
> + cpu = <&cpu5>;
> + };
> + };
> + };
> +
> + l2c0: cache-controller-0 {
> + compatible = "cache";
> + cache-block-size = <64>;
> + cache-level = <2>;
> + cache-sets = <512>;
> + cache-size = <0x40000>;
> + cache-unified;
> + next-level-cache = <&l3_cache>;
> + };
> +
> + l2c1: cache-controller-1 {
> + compatible = "cache";
> + cache-block-size = <64>;
> + cache-level = <2>;
> + cache-sets = <512>;
> + cache-size = <0x40000>;
> + cache-unified;
> + next-level-cache = <&l3_cache>;
> + };
> +
> + l2c2: cache-controller-2{
> + compatible = "cache";
> + cache-block-size = <64>;
> + cache-level = <2>;
> + cache-sets = <4096>;
> + cache-size = <0x200000>;
> + cache-unified;
> + next-level-cache = <&l3_cache>;
> + };
> +
> + l3_cache: cache-controller-3 {
> + compatible = "cache";
> + cache-block-size = <64>;
> + cache-level = <3>;
> + cache-sets = <8192>;
> + cache-size = <0x400000>;
> + cache-unified;
> + };
> + };
> +
> + clk_uart: clk-uart {
> + compatible = "fixed-clock"; /* Initial clock handler for UART */
> + #clock-cells = <0>;
> + clock-frequency = <24000000>;
> + };
> +
> + soc {
> + compatible = "simple-bus";
> + interrupt-parent = <&plic>;
> + #address-cells = <2>;
> + #size-cells = <2>;
> + ranges;
> +
> + clint: clint@2000000 {
> + compatible = "starfive,jh8100-clint", "sifive,clint0";
> + reg = <0x0 0x2000000 0x0 0x10000>;
> + interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>,
> + <&cpu1_intc 3>, <&cpu1_intc 7>,
> + <&cpu2_intc 3>, <&cpu2_intc 7>,
> + <&cpu3_intc 3>, <&cpu3_intc 7>,
> + <&cpu4_intc 3>, <&cpu4_intc 7>,
> + <&cpu5_intc 3>, <&cpu5_intc 7>;
> + };
> +
> + plic: interrupt-controller@c000000 {
> + #interrupt-cells = <1>;
> + #address-cells = <0>;
> + compatible = "starfive,jh8100-plic", "sifive,plic-1.0.0";
> + reg = <0x0 0x0c000000 0x0 0x4000000>;
> + riscv,ndev = <200>;
> + interrupt-controller;
> + interrupts-extended = <&cpu0_intc 11>, <&cpu1_intc 11>,
> + <&cpu0_intc 9>, <&cpu1_intc 9>,
> + <&cpu2_intc 11>, <&cpu3_intc 11>,
> + <&cpu4_intc 11>, <&cpu5_intc 11>,
> + <&cpu2_intc 9>, <&cpu3_intc 9>,
> + <&cpu4_intc 9>, <&cpu5_intc 9>;
> + };
> +
> + uart0: serial@12160000 {
> + compatible = "starfive,jh8100-uart", "cdns,uart-r1p8";
> + reg = <0x0 0x12160000 0x0 0x10000>;
> + clock-names = "uart_clk", "pclk";
> + clocks = <&clk_uart>, <&clk_uart>;
> + interrupts = <67>;
> + status = "disabled";
> + };
> +
> + uart1: serial@12170000 {
> + compatible = "starfive,jh8100-uart", "cdns,uart-r1p8";
> + reg = <0x0 0x12170000 0x0 0x10000>;
> + clock-names = "uart_clk", "pclk";
> + clocks = <&clk_uart>, <&clk_uart>;
> + interrupts = <68>;
> + status = "disabled";
> + };
> +
> + uart2: serial@12180000 {
> + compatible = "starfive,jh8100-uart", "cdns,uart-r1p8";
> + reg = <0x0 0x12180000 0x0 0x10000>;
> + clock-names = "uart_clk", "pclk";
> + clocks = <&clk_uart>, <&clk_uart>;
> + interrupts = <69>;
> + status = "disabled";
> + };
> +
> + uart3: serial@12190000 {
> + compatible = "starfive,jh8100-uart", "cdns,uart-r1p8";
> + reg = <0x0 0x12190000 0x0 0x10000>;
> + clock-names = "uart_clk", "pclk";
> + clocks = <&clk_uart>, <&clk_uart>;
> + interrupts = <70>;
> + status = "disabled";
> + };
> +
> + uart4: serial@121a0000 {
> + compatible = "starfive,jh8100-uart", "cdns,uart-r1p8";
> + reg = <0x0 0x121a0000 0x0 0x10000>;
> + clock-names = "uart_clk", "pclk";
> + clocks = <&clk_uart>, <&clk_uart>;
> + interrupts = <71>;
> + status = "disabled";
> + };
> +
> + uart5: serial@127d0000 {
> + compatible = "starfive,jh8100-uart", "cdns,uart-r1p8";
> + reg = <0x0 0x127d0000 0x0 0x10000>;
> + clock-names = "uart_clk", "pclk";
> + clocks = <&clk_uart>, <&clk_uart>;
> + interrupts = <72>;
> + status = "disabled";
> + };
> +
> + uart6: serial@127e0000 {
> + compatible = "starfive,jh8100-uart", "cdns,uart-r1p8";
> + reg = <0x0 0x127e0000 0x0 0x10000>;
> + clock-names = "uart_clk", "pclk";
> + clocks = <&clk_uart>, <&clk_uart>;
> + interrupts = <73>;
> + status = "disabled";
> + };
> + };
> +};
next prev parent reply other threads:[~2023-12-08 12:09 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-12-01 12:14 [PATCH v3 0/6] Initial device tree support for StarFive JH8100 SoC Sia Jee Heng
2023-12-01 12:14 ` [PATCH v3 1/6] dt-bindings: riscv: Add StarFive Dubhe compatibles Sia Jee Heng
2023-12-01 12:14 ` [PATCH v3 2/6] dt-bindings: riscv: Add StarFive JH8100 SoC Sia Jee Heng
2023-12-13 12:43 ` Conor Dooley
2023-12-13 13:24 ` Leyfoon Tan
2023-12-14 0:36 ` JeeHeng Sia
2023-12-14 16:22 ` Conor Dooley
2023-12-14 17:20 ` Palmer Dabbelt
2023-12-15 1:49 ` JeeHeng Sia
2023-12-16 12:06 ` Conor Dooley
2023-12-01 12:14 ` [PATCH v3 3/6] dt-bindings: timer: Add StarFive JH8100 clint Sia Jee Heng
2023-12-04 17:36 ` Daniel Lezcano
2024-01-18 19:23 ` [tip: timers/core] " tip-bot2 for Sia Jee Heng
2023-12-01 12:14 ` [PATCH v3 4/6] dt-bindings: interrupt-controller: Add StarFive JH8100 plic Sia Jee Heng
2023-12-01 12:14 ` [PATCH v3 5/6] dt-bindings: serial: cdns: Add new compatible string for StarFive JH8100 UART Sia Jee Heng
2023-12-01 15:46 ` Conor Dooley
2023-12-01 12:14 ` [PATCH v3 6/6] riscv: dts: starfive: Add initial StarFive JH8100 device tree Sia Jee Heng
2023-12-08 12:08 ` Shengyu Qu [this message]
2023-12-11 1:38 ` JeeHeng Sia
2023-12-11 7:58 ` Conor Dooley
2023-12-11 9:38 ` JeeHeng Sia
2023-12-11 17:43 ` Conor Dooley
2023-12-08 16:05 ` Emil Renner Berthing
2023-12-13 12:39 ` Emil Renner Berthing
2023-12-14 0:34 ` JeeHeng Sia
2023-12-06 16:45 ` [PATCH v3 0/6] Initial device tree support for StarFive JH8100 SoC Conor Dooley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=TY3P286MB2611F70A3D61788E556C8A30988AA@TY3P286MB2611.JPNP286.PROD.OUTLOOK.COM \
--to=wiagn233@outlook.com \
--cc=anup@brainfault.org \
--cc=aou@eecs.berkeley.edu \
--cc=conor+dt@kernel.org \
--cc=conor@kernel.org \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=drew@beagleboard.org \
--cc=gregkh@linuxfoundation.org \
--cc=jeeheng.sia@starfivetech.com \
--cc=jirislaby@kernel.org \
--cc=kernel@esmil.dk \
--cc=krzk@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=leyfoon.tan@starfivetech.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=michael.zhu@starfivetech.com \
--cc=michal.simek@amd.com \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=robh+dt@kernel.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).