From: Bartosz Golaszewski <brgl@bgdev.pl>
To: Andy Gross <agross@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>,
Georgi Djakov <djakov@kernel.org>, Will Deacon <will@kernel.org>,
Robin Murphy <robin.murphy@arm.com>,
Joerg Roedel <joro@8bytes.org>,
Manivannan Sadhasivam <mani@kernel.org>,
Jassi Brar <jassisinghbrar@gmail.com>,
Linus Walleij <linus.walleij@linaro.org>,
Catalin Marinas <catalin.marinas@arm.com>,
Richard Cochran <richardcochran@gmail.com>,
Srinivas Kandagatla <srinivas.kandagatla@linaro.org>,
Vinod Koul <vkoul@kernel.org>, Alex Elder <elder@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
iommu@lists.linux.dev, linux-gpio@vger.kernel.org,
netdev@vger.kernel.org,
Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
Subject: [PATCH 09/18] dt-bindings: pinctrl: sa8775p: add bindings for qcom,sa8775p-tlmm
Date: Mon, 9 Jan 2023 18:45:02 +0100 [thread overview]
Message-ID: <20230109174511.1740856-10-brgl@bgdev.pl> (raw)
In-Reply-To: <20230109174511.1740856-1-brgl@bgdev.pl>
From: Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
Add DT bindings for the TLMM controller on sa8775p platforms.
Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
---
.../bindings/pinctrl/qcom,sa8775p-tlmm.yaml | 142 ++++++++++++++++++
1 file changed, 142 insertions(+)
create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-tlmm.yaml
diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-tlmm.yaml
new file mode 100644
index 000000000000..44abf83b1358
--- /dev/null
+++ b/Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-tlmm.yaml
@@ -0,0 +1,142 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/pinctrl/qcom,sa8775p-tlmm.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm Technologies, Inc. SA8775P TLMM block
+
+maintainers:
+ - Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
+
+description: |
+ Top Level Mode Multiplexer pin controller in Qualcomm SA8775P SoC.
+
+allOf:
+ - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#
+
+properties:
+ compatible:
+ const: qcom,sa8775p-tlmm
+
+ reg:
+ maxItems: 1
+
+ interrupts: true
+ interrupt-controller: true
+ "#interrupt-cells": true
+ gpio-controller: true
+ "#gpio-cells": true
+ gpio-ranges: true
+
+required:
+ - compatible
+ - reg
+
+additionalProperties: false
+
+patternProperties:
+ "-state$":
+ oneOf:
+ - $ref: "#/$defs/qcom-sa8775p-tlmm-state"
+ - patternProperties:
+ "-pins$":
+ $ref: "#/$defs/qcom-sa8775p-tlmm-state"
+ additionalProperties: false
+
+$defs:
+ qcom-sa8775p-tlmm-state:
+ type: object
+ description:
+ Pinctrl node's client devices use subnodes for desired pin configuration.
+ Client device subnodes use below standard properties.
+ $ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state
+
+ properties:
+ pins:
+ description:
+ List of gpio pins affected by the properties specified in this
+ subnode.
+ items:
+ oneOf:
+ - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-9][0-9]|2[0-1][0-9]|22[0-7])$"
+ - enum: [ sdc1_rclk, sdc1_clk, sdc1_cmd, sdc1_data, ufs_reset ]
+ minItems: 1
+ maxItems: 16
+
+ function:
+ description:
+ Specify the alternative function to be configured for the specified
+ pins.
+
+ enum: [ atest_char, atest_char0, atest_char1, atest_char2,
+ atest_char3, atest_usb2, atest_usb20, atest_usb21, atest_usb22,
+ atest_usb23, audio_ref, cam_mclk, cci_async, cci_i2c,
+ cci_timer0, cci_timer1, cci_timer2, cci_timer3, cci_timer4,
+ cci_timer5, cci_timer6, cci_timer7, cci_timer8, cci_timer9,
+ cri_trng, cri_trng0, cri_trng1, dbg_out, ddr_bist, ddr_pxi0,
+ ddr_pxi1, ddr_pxi2, ddr_pxi3, ddr_pxi4, ddr_pxi5, edp0_hot,
+ edp0_lcd, edp1_hot, edp1_lcd, edp2_hot, edp2_lcd, edp3_hot,
+ edp3_lcd, emac0_mcg0, emac0_mcg1, emac0_mcg2, emac0_mcg3,
+ emac0_mdc, emac0_mdio, emac0_ptp, emac1_mcg0, emac1_mcg1,
+ emac1_mcg2, emac1_mcg3, emac1_mdc, emac1_mdio, emac1_ptp,
+ gcc_gp1, gcc_gp2, gcc_gp3, gcc_gp4, gcc_gp5, hs0_mi2s, hs1_mi2s,
+ hs2_mi2s, ibi_i3c, jitter_bist, mdp0_vsync0, mdp0_vsync1,
+ mdp0_vsync2, mdp0_vsync3, mdp0_vsync4, mdp0_vsync5, mdp0_vsync6,
+ mdp0_vsync7, mdp0_vsync8, mdp1_vsync0, mdp1_vsync1, mdp1_vsync2,
+ mdp1_vsync3, mdp1_vsync4, mdp1_vsync5, mdp1_vsync6, mdp1_vsync7,
+ mdp1_vsync8, mdp_vsync, mi2s1_data0, mi2s1_data1, mi2s1_sck,
+ mi2s1_ws, mi2s2_data0, mi2s2_data1, mi2s2_sck, mi2s2_ws,
+ mi2s_mclk0, mi2s_mclk1, pcie0_clkreq, pcie1_clkreq, phase_flag0,
+ phase_flag1, phase_flag10, phase_flag11, phase_flag12,
+ phase_flag13, phase_flag14, phase_flag15, phase_flag16,
+ phase_flag17, phase_flag18, phase_flag19, phase_flag2,
+ phase_flag20, phase_flag21, phase_flag22, phase_flag23,
+ phase_flag24, phase_flag25, phase_flag26, phase_flag27,
+ phase_flag28, phase_flag29, phase_flag3, phase_flag30,
+ phase_flag31, phase_flag4, phase_flag5, phase_flag6,
+ phase_flag7, phase_flag8, phase_flag9, pll_bist, pll_clk,
+ prng_rosc0, prng_rosc1, prng_rosc2, prng_rosc3, qdss_cti,
+ qdss_gpio, qdss_gpio0, qdss_gpio1, qdss_gpio10, qdss_gpio11,
+ qdss_gpio12, qdss_gpio13, qdss_gpio14, qdss_gpio15, qdss_gpio2,
+ qdss_gpio3, qdss_gpio4, qdss_gpio5, qdss_gpio6, qdss_gpio7,
+ qdss_gpio8, qdss_gpio9, qup0_se0, qup0_se1, qup0_se2, qup0_se3,
+ qup0_se4, qup0_se5, qup1_se0, qup1_se1, qup1_se2, qup1_se3,
+ qup1_se4, qup1_se5, qup1_se6, qup2_se0, qup2_se1, qup2_se2,
+ qup2_se3, qup2_se4, qup2_se5, qup2_se6, qup3_se0, sail_top,
+ sailss_emac0, sailss_ospi, sgmii_phy, tb_trig, tgu_ch0, tgu_ch1,
+ tgu_ch2, tgu_ch3, tgu_ch4, tgu_ch5, tsense_pwm1, tsense_pwm2,
+ tsense_pwm3, tsense_pwm4, usb2phy_ac, vsense_trigger]
+
+ bias-disable: true
+ bias-pull-down: true
+ bias-pull-up: true
+ drive-strength: true
+ input-enable: true
+ output-high: true
+ output-low: true
+
+ required:
+ - pins
+
+ additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+ tlmm: pinctrl@f000000 {
+ compatible = "qcom,sa8775p-pinctrl";
+ reg = <0xf000000 0x1000000>;
+ interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ gpio-ranges = <&tlmm 0 0 149>;
+
+ qup_uart10_state {
+ pins = "gpio46", "gpio47";
+ function = "qup1_se3";
+ };
+ };
+...
--
2.37.2
next prev parent reply other threads:[~2023-01-09 17:47 UTC|newest]
Thread overview: 59+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-01-09 17:44 [PATCH 00/18] arm64: qcom: add support for sa8775p-ride Bartosz Golaszewski
2023-01-09 17:44 ` [PATCH 01/18] dt-bindings: clock: sa8775p: add bindings for Qualcomm gcc-sa8775p Bartosz Golaszewski
2023-01-09 18:15 ` Krzysztof Kozlowski
2023-01-09 18:16 ` Krzysztof Kozlowski
2023-01-09 20:13 ` Rob Herring
2023-01-09 17:44 ` [PATCH 02/18] clk: qcom: add the GCC driver for sa8775p Bartosz Golaszewski
2023-01-09 17:58 ` Konrad Dybcio
2023-01-09 18:18 ` Konrad Dybcio
2023-01-09 21:06 ` Dmitry Baryshkov
2023-01-17 12:44 ` Bartosz Golaszewski
2023-01-17 12:45 ` Dmitry Baryshkov
2023-01-09 17:44 ` [PATCH 03/18] arm64: defconfig: enable the clock driver for Qualcomm SA8775P platforms Bartosz Golaszewski
2023-01-09 17:59 ` Konrad Dybcio
2023-01-09 17:44 ` [PATCH 04/18] dt-bindings: clock: qcom-rpmhcc: document the clock for sa8775p Bartosz Golaszewski
2023-01-09 18:16 ` Krzysztof Kozlowski
2023-01-09 17:44 ` [PATCH 05/18] clk: qcom: rpmh: add clocks " Bartosz Golaszewski
2023-01-09 18:01 ` Konrad Dybcio
2023-01-09 17:44 ` [PATCH 06/18] dt-bindings: interconnect: qcom: document the interconnects " Bartosz Golaszewski
2023-01-09 18:19 ` Krzysztof Kozlowski
2023-01-09 17:45 ` [PATCH 07/18] interconnect: qcom: add a driver " Bartosz Golaszewski
2023-01-09 18:03 ` Konrad Dybcio
2023-01-09 18:22 ` Krzysztof Kozlowski
2023-01-09 17:45 ` [PATCH 08/18] arm64: defconfig: enable the interconnect driver for Qualcomm SA8775P Bartosz Golaszewski
2023-01-09 18:04 ` Konrad Dybcio
2023-01-09 17:45 ` Bartosz Golaszewski [this message]
2023-01-09 18:09 ` [PATCH 09/18] dt-bindings: pinctrl: sa8775p: add bindings for qcom,sa8775p-tlmm Krzysztof Kozlowski
2023-01-10 16:22 ` Bjorn Andersson
2023-01-09 17:45 ` [PATCH 10/18] pinctrl: qcom: sa8775p: add the pinctrl driver for the sa8775p platform Bartosz Golaszewski
2023-01-09 18:07 ` Konrad Dybcio
2023-01-10 8:18 ` Linus Walleij
2023-01-10 16:26 ` Bjorn Andersson
2023-01-19 8:43 ` Bartosz Golaszewski
2023-01-09 17:45 ` [PATCH 11/18] arm64: defconfig: enable the pinctrl driver for Qualcomm SA8775P platforms Bartosz Golaszewski
2023-01-09 18:08 ` Konrad Dybcio
2023-01-09 18:11 ` Krzysztof Kozlowski
2023-01-09 17:45 ` [PATCH 12/18] dt-bindings: mailbox: qcom-ipcc: document the sa8775p platform Bartosz Golaszewski
2023-01-09 18:22 ` Krzysztof Kozlowski
2023-01-09 17:45 ` [PATCH 13/18] dt-bindings: power: qcom,rpmpd: document sa8775p Bartosz Golaszewski
2023-01-09 18:23 ` Krzysztof Kozlowski
2023-01-09 17:45 ` [PATCH 14/18] soc: qcom: rmphpd: add power domains for sa8775p Bartosz Golaszewski
2023-01-09 18:08 ` Konrad Dybcio
2023-01-09 20:10 ` Dmitry Baryshkov
2023-01-09 17:45 ` [PATCH 15/18] dt-bindings: arm-smmu: document the smmu on Qualcomm SA8775P Bartosz Golaszewski
2023-01-09 18:24 ` Krzysztof Kozlowski
2023-01-09 17:45 ` [PATCH 16/18] iommu: arm-smmu: qcom: add support for sa8775p Bartosz Golaszewski
2023-01-09 18:10 ` Konrad Dybcio
2023-01-09 18:41 ` Krzysztof Kozlowski
2023-01-09 17:45 ` [PATCH 17/18] dt-bindings: arm: qcom: document the sa8775p reference board Bartosz Golaszewski
2023-01-09 18:26 ` Krzysztof Kozlowski
2023-01-09 17:45 ` [PATCH 18/18] arm64: dts: qcom: add initial support for qcom sa8775p-ride Bartosz Golaszewski
2023-01-09 18:29 ` Konrad Dybcio
2023-01-09 18:34 ` Krzysztof Kozlowski
2023-01-13 16:58 ` Prasad Sodagudi
2023-01-26 20:35 ` Eric Chanudet
2023-01-09 20:13 ` [PATCH 00/18] arm64: qcom: add support for sa8775p-ride Dmitry Baryshkov
2023-01-09 20:59 ` Konrad Dybcio
2023-01-09 21:03 ` Dmitry Baryshkov
2023-01-10 17:17 ` (subset) " Bjorn Andersson
2023-01-19 2:16 ` Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230109174511.1740856-10-brgl@bgdev.pl \
--to=brgl@bgdev.pl \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=bartosz.golaszewski@linaro.org \
--cc=catalin.marinas@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=djakov@kernel.org \
--cc=elder@kernel.org \
--cc=iommu@lists.linux.dev \
--cc=jassisinghbrar@gmail.com \
--cc=joro@8bytes.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=mani@kernel.org \
--cc=mturquette@baylibre.com \
--cc=netdev@vger.kernel.org \
--cc=richardcochran@gmail.com \
--cc=robh+dt@kernel.org \
--cc=robin.murphy@arm.com \
--cc=sboyd@kernel.org \
--cc=srinivas.kandagatla@linaro.org \
--cc=vkoul@kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).