From: kernel test robot <lkp@intel.com>
To: Peter Griffin <peter.griffin@linaro.org>,
robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
mturquette@baylibre.com, conor+dt@kernel.org, sboyd@kernel.org,
tomasz.figa@gmail.com, s.nawrocki@samsung.com,
linus.walleij@linaro.org, wim@linux-watchdog.org,
linux@roeck-us.net, catalin.marinas@arm.com, will@kernel.org,
arnd@arndb.de, olof@lixom.net, cw00.choi@samsung.com
Cc: llvm@lists.linux.dev, oe-kbuild-all@lists.linux.dev,
peter.griffin@linaro.org, tudor.ambarus@linaro.org,
andre.draszik@linaro.org, semen.protsenko@linaro.org,
soc@kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org,
linux-gpio@vger.kernel.org, linux-watchdog@vger.kernel.org
Subject: Re: [PATCH 13/21] clk: samsung: clk-gs101: Add cmu_top registers, plls, mux and gates
Date: Sat, 14 Oct 2023 14:37:00 +0800 [thread overview]
Message-ID: <202310141437.xBrLtPIH-lkp@intel.com> (raw)
In-Reply-To: <20231005155618.700312-14-peter.griffin@linaro.org>
Hi Peter,
kernel test robot noticed the following build warnings:
[auto build test WARNING on krzk/for-next]
[also build test WARNING on robh/for-next linus/master pinctrl-samsung/for-next v6.6-rc5 next-20231013]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch#_base_tree_information]
url: https://github.com/intel-lab-lkp/linux/commits/Peter-Griffin/dt-bindings-interrupt-controller-Add-gs101-interrupt-controller/20231005-235922
base: https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux.git for-next
patch link: https://lore.kernel.org/r/20231005155618.700312-14-peter.griffin%40linaro.org
patch subject: [PATCH 13/21] clk: samsung: clk-gs101: Add cmu_top registers, plls, mux and gates
config: arm64-allyesconfig (https://download.01.org/0day-ci/archive/20231014/202310141437.xBrLtPIH-lkp@intel.com/config)
compiler: clang version 17.0.0 (https://github.com/llvm/llvm-project.git 4a5ac14ee968ff0ad5d2cc1ffa0299048db4c88a)
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20231014/202310141437.xBrLtPIH-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202310141437.xBrLtPIH-lkp@intel.com/
All warnings (new ones prefixed by >>):
>> drivers/clk/samsung/clk-gs101.c:809:7: warning: unused variable 'mout_cmu_pdp_vra_p' [-Wunused-const-variable]
809 | PNAME(mout_cmu_pdp_vra_p) = { "fout_shared2_pll", "dout_shared0_div3",
| ^
>> drivers/clk/samsung/clk-gs101.c:888:7: warning: unused variable 'mout_cmu_boost_p' [-Wunused-const-variable]
888 | PNAME(mout_cmu_boost_p) = { "dout_shared0_div4", "dout_shared1_div4",
| ^
>> drivers/clk/samsung/clk-gs101.c:935:7: warning: unused variable 'mout_cmu_g2d_p' [-Wunused-const-variable]
935 | PNAME(mout_cmu_g2d_p) = { "dout_shared0_div3", "fout_shared3_pll",
| ^
3 warnings generated.
vim +/mout_cmu_pdp_vra_p +809 drivers/clk/samsung/clk-gs101.c
790
791 PNAME(mout_cmu_hsi2_ufs_embd_p) = { "oscclk", "dout_shared0_div4",
792 "dout_shared2_div2", "fout_spare_pll" };
793
794 PNAME(mout_cmu_hsi2_mmc_card_p) = { "fout_shared2_pll", "fout_shared3_pll",
795 "dout_shared0_div4", "fout_spare_pll" };
796
797 /* List of parent clocks for Muxes in CMU_TOP: for CMU_CSIS */
798 PNAME(mout_cmu_csis_bus_p) = { "dout_shared0_div3", "fout_shared3_pll",
799 "dout_shared1_div3", "dout_shared0_div4",
800 "dout_shared1_div4", "dout_shared2_div2",
801 "fout_spare_pll" };
802
803 /* List of parent clocks for Muxes in CMU_TOP: for CMU_PDP */
804 PNAME(mout_cmu_pdp_bus_p) = { "dout_shared0_div3", "fout_shared3_pll",
805 "dout_shared1_div3", "dout_shared0_div4",
806 "dout_shared1_div4", "dout_shared2_div2",
807 "fout_spare_pll" };
808
> 809 PNAME(mout_cmu_pdp_vra_p) = { "fout_shared2_pll", "dout_shared0_div3",
810 "fout_shared3_pll", "dout_shared1_div3",
811 "dout_shared0_div4", "dout_shared1_div4",
812 "fout_spare_pll" };
813
814 /* List of parent clocks for Muxes in CMU_TOP: for CMU_IPP */
815 PNAME(mout_cmu_ipp_bus_p) = { "dout_shared0_div3", "fout_shared3_pll",
816 "dout_shared1_div3", "dout_shared0_div4",
817 "dout_shared1_div4", "dout_shared2_div2",
818 "fout_spare_pll" };
819
820 /* List of parent clocks for Muxes in CMU_TOP: for CMU_G3AA */
821 PNAME(mout_cmu_g3aa_p) = { "dout_shared0_div3", "fout_shared3_pll",
822 "dout_shared1_div3", "dout_shared0_div4",
823 "dout_shared1_div4", "dout_shared2_div2",
824 "fout_spare_pll" };
825
826 /* List of parent clocks for Muxes in CMU_TOP: for CMU_ITP */
827 PNAME(mout_cmu_itp_bus_p) = { "dout_shared0_div3", "fout_shared3_pll",
828 "dout_shared1_div3", "dout_shared0_div4",
829 "dout_shared1_div4", "dout_shared2_div2",
830 "fout_spare_pll" };
831
832 /* List of parent clocks for Muxes in CMU_TOP: for CMU_DNS */
833 PNAME(mout_cmu_dns_bus_p) = { "dout_shared0_div3", "fout_shared3_pll",
834 "dout_shared1_div3", "dout_shared0_div4",
835 "dout_shared1_div4", "dout_shared2_div2",
836 "fout_spare_pll" };
837
838 /* List of parent clocks for Muxes in CMU_TOP: for CMU_TNR */
839 PNAME(mout_cmu_tnr_bus_p) = { "dout_shared0_div3", "fout_shared3_pll",
840 "dout_shared1_div3", "dout_shared0_div4",
841 "dout_shared1_div4", "dout_shared2_div2",
842 "fout_spare_pll" };
843
844 /* List of parent clocks for Muxes in CMU_TOP: for CMU_MCSC */
845 PNAME(mout_cmu_mcsc_itsc_p) = { "dout_shared0_div3", "fout_shared3_pll",
846 "dout_shared1_div3", "dout_shared0_div4",
847 "dout_shared1_div4", "dout_shared2_div2",
848 "fout_spare_pll" };
849
850 PNAME(mout_cmu_mcsc_mcsc_p) = { "dout_shared0_div3", "fout_shared3_pll",
851 "dout_shared1_div3", "dout_shared0_div4",
852 "dout_shared1_div4", "dout_shared2_div2",
853 "fout_spare_pll" };
854
855 /* List of parent clocks for Muxes in CMU_TOP: for CMU_GDC */
856 PNAME(mout_cmu_gdc_scsc_p) = { "dout_shared0_div3", "fout_shared3_pll",
857 "dout_shared1_div3", "dout_shared0_div4",
858 "dout_shared1_div4", "dout_shared2_div2",
859 "fout_spare_pll" };
860
861 PNAME(mout_cmu_gdc_gdc0_p) = { "dout_shared0_div3", "fout_shared3_pll",
862 "dout_shared1_div3", "dout_shared0_div4",
863 "dout_shared1_div4", "dout_shared2_div2",
864 "fout_spare_pll" };
865
866 PNAME(mout_cmu_gdc_gdc1_p) = { "dout_shared0_div3", "fout_shared3_pll",
867 "dout_shared1_div3", "dout_shared0_div4",
868 "dout_shared1_div4", "dout_shared2_div2",
869 "fout_spare_pll" };
870
871 /* List of parent clocks for Muxes in CMU_TOP: for CMU_MFC */
872 PNAME(mout_cmu_mfc_mfc_p) = { "dout_shared0_div3", "fout_shared3_pll",
873 "dout_shared1_div3", "dout_shared0_div4",
874 "dout_shared1_div4", "dout_shared2_div2",
875 "fout_spare_pll" };
876
877 /* List of parent clocks for Muxes in CMU_TOP: for DDRPHY0/1/2/3 */
878
879 PNAME(mout_cmu_mif_switch_p) = { "fout_shared0_pll", "fout_shared1_pll",
880 "dout_shared0_div2", "dout_shared1_div2",
881 "fout_shared2_pll", "dout_shared0_div3",
882 "fout_shared3_pll", "fout_spare_pll" };
883
884 /* List of parent clocks for Muxes in CMU_TOP: for CMU_MIF0/1/2/3 */
885 PNAME(mout_cmu_mif_busp_p) = { "dout_shared0_div4", "dout_shared1_div4",
886 "dout_shared0_div5", "fout_spare_pll" };
887
> 888 PNAME(mout_cmu_boost_p) = { "dout_shared0_div4", "dout_shared1_div4",
889 "dout_shared2_div2", "dout_shared3_div2" };
890
891 /* List of parent clocks for Muxes in CMU_TOP: for CMU_MISC */
892 PNAME(mout_cmu_misc_bus_p) = { "dout_shared0_div4", "dout_shared2_div2",
893 "dout_shared3_div2", "fout_spare_pll" };
894 PNAME(mout_cmu_misc_sss_p) = { "dout_shared0_div4", "dout_shared2_div2",
895 "dout_shared3_div2", "fout_spare_pll" };
896
897 /* List of parent clocks for Muxes in CMU_TOP: for CMU_PERIC0 */
898 PNAME(mout_cmu_peric0_bus_p) = { "dout_shared0_div4", "dout_shared2_div2",
899 "dout_shared3_div2", "fout_spare_pll" };
900 PNAME(mout_cmu_peric0_ip_p) = { "dout_shared0_div4", "dout_shared2_div2",
901 "dout_shared3_div2", "fout_spare_pll" };
902
903 /* List of parent clocks for Muxes in CMU_TOP: for CMU_PERIC1 */
904 PNAME(mout_cmu_peric1_bus_p) = { "dout_shared0_div4", "dout_shared2_div2",
905 "dout_shared3_div2", "fout_spare_pll" };
906 PNAME(mout_cmu_peric1_ip_p) = { "dout_shared0_div4", "dout_shared2_div2",
907 "dout_shared3_div2", "fout_spare_pll" };
908
909 /* List of parent clocks for Muxes in CMU_TOP: for CMU_TPU */
910 PNAME(mout_cmu_tpu_tpu_p) = { "dout_shared0_div2", "dout_shared1_div2",
911 "fout_shared2_pll", "fout_shared3_pll",
912 "dout_shared0_div3", "dout_shared1_div3",
913 "dout_shared0_div4", "fout_spare_pll" };
914
915 PNAME(mout_cmu_tpu_tpuctl_p) = { "dout_shared0_div2", "dout_shared1_div2",
916 "fout_shared2_pll", "fout_shared3_pll",
917 "dout_shared0_div3", "dout_shared1_div3",
918 "dout_shared0_div4", "fout_spare_pll" };
919
920 PNAME(mout_cmu_tpu_bus_p) = { "dout_shared0_div2", "dout_shared1_div2",
921 "fout_shared2_pll", "fout_shared3_pll",
922 "dout_shared0_div3", "dout_shared1_div3",
923 "dout_shared0_div4", "fout_spare_pll" };
924
925 PNAME(mout_cmu_tpu_uart_p) = { "dout_shared0_div4", "dout_shared2_div2",
926 "dout_shared3_div2", "fout_spare_pll" };
927
928 /* List of parent clocks for Muxes in CMU_TOP: for CMU_BO */
929 PNAME(mout_cmu_bo_bus_p) = { "fout_shared2_pll", "dout_shared0_div3",
930 "fout_shared3_pll", "dout_shared1_div3",
931 "dout_shared0_div4", "dout_shared1_div4",
932 "fout_spare_pll" };
933
934 /* List of parent clocks for Muxes in CMU_TOP: for CMU_G2D */
> 935 PNAME(mout_cmu_g2d_p) = { "dout_shared0_div3", "fout_shared3_pll",
936 "dout_shared1_div3", "dout_shared0_div4",
937 "dout_shared1_div4", "dout_shared2_div2",
938 "fout_spare_pll" };
939
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
prev parent reply other threads:[~2023-10-14 6:37 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <20231005155618.700312-14-peter.griffin@linaro.org>
2023-10-06 4:16 ` [PATCH 13/21] clk: samsung: clk-gs101: Add cmu_top registers, plls, mux and gates kernel test robot
2023-10-14 6:37 ` kernel test robot [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202310141437.xBrLtPIH-lkp@intel.com \
--to=lkp@intel.com \
--cc=andre.draszik@linaro.org \
--cc=arnd@arndb.de \
--cc=catalin.marinas@arm.com \
--cc=conor+dt@kernel.org \
--cc=cw00.choi@samsung.com \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-samsung-soc@vger.kernel.org \
--cc=linux-watchdog@vger.kernel.org \
--cc=linux@roeck-us.net \
--cc=llvm@lists.linux.dev \
--cc=mturquette@baylibre.com \
--cc=oe-kbuild-all@lists.linux.dev \
--cc=olof@lixom.net \
--cc=peter.griffin@linaro.org \
--cc=robh+dt@kernel.org \
--cc=s.nawrocki@samsung.com \
--cc=sboyd@kernel.org \
--cc=semen.protsenko@linaro.org \
--cc=soc@kernel.org \
--cc=tomasz.figa@gmail.com \
--cc=tudor.ambarus@linaro.org \
--cc=will@kernel.org \
--cc=wim@linux-watchdog.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).