From: "Philippe Mathieu-Daudé" <f4bug@amsat.org>
To: qemu-devel@nongnu.org
Cc: "Aleksandar Rikalo" <aleksandar.rikalo@syrmia.com>,
"Paul Burton" <paulburton@kernel.org>,
"Philippe Mathieu-Daudé" <f4bug@amsat.org>,
"Hervé Poussineau" <hpoussin@reactos.org>,
"Huacai Chen" <chenhc@lemote.com>,
"Aurelien Jarno" <aurelien@aurel32.net>
Subject: [PULL 00/44] mips-next patches for 2020-10-17
Date: Sat, 17 Oct 2020 16:01:59 +0200 [thread overview]
Message-ID: <20201017140243.1078718-1-f4bug@amsat.org> (raw)
The following changes since commit 7daf8f8d011cdd5d3e86930ed2bde969425c790c:
Merge remote-tracking branch 'remotes/kevin/tags/for-upstream' into staging=
(2020-10-16 17:39:01 +0100)
are available in the Git repository at:
https://gitlab.com/philmd/qemu.git tags/mips-next-20201017
for you to fetch changes up to 68fa519a6cb455005317bd61f95214b58b2f1e69:
target/mips: Increase number of TLB entries on the 34Kf core (16 -> 64) (20=
20-10-17 13:59:40 +0200)
----------------------------------------------------------------
MIPS patches queue
. Fix some comment spelling errors
. Demacro some TCG helpers
. Add loongson-ext lswc2/lsdc2 group of instructions
. Log unimplemented cache opcode
. Increase number of TLB entries on the 34Kf core
. Allow the CPU to use dynamic frequencies
. Calculate the CP0 timer period using the CPU frequency
. Set CPU frequency for each machine
. Fix Malta FPGA I/O region size
. Allow running qtests when ROM is missing
. Add record/replay acceptance tests
. Update MIPS CPU documentation
. MAINTAINERS updates
CI jobs results:
https://gitlab.com/philmd/qemu/-/pipelines/203931842
https://travis-ci.org/github/philmd/qemu/builds/736491461
https://cirrus-ci.com/build/6272264062631936
https://app.shippable.com/github/philmd/qemu/runs/886/summary/console
----------------------------------------------------------------
Aleksandar Markovic (4):
target/mips: Demacro helpers for <ABS|CHS>.<D|S|PS>
target/mips: Demacro helpers for M<ADD|SUB>F.<D|S>
target/mips: Demacro helpers for <MAX|MAXA|MIN|MINA>.<D|S>
MAINTAINERS: Remove myself
Eduardo Habkost (1):
hw/mips: Rename TYPE_MIPS_BOSTON to TYPE_BOSTON
Huacai Chen (1):
docs/system: Update MIPS CPU documentation
Jiaxun Yang (3):
target/mips: Add loongson-ext lswc2 group of instructions (Part 1)
target/mips: Add loongson-ext lswc2 group of instructions (Part 2)
target/mips: Add loongson-ext lsdc2 group of instructions
Luc Michel (1):
hw/core/clock: Add the clock_new helper function
Pavel Dovgalyuk (2):
hw/mips: Remove exit(1) in case of missing ROM
tests/acceptance: Add MIPS record/replay tests
Philippe Mathieu-Daud=C3=A9 (31):
util/cutils: Introduce freq_to_str() to display Hertz units
hw/qdev-clock: Display error hint when clock is missing from device
target/mips/op_helper: Convert multiple if() to switch case
target/mips/op_helper: Document Invalidate/Writeback opcodes as no-op
target/mips/op_helper: Log unimplemented cache opcode
target/mips: Move cpu_mips_get_random() with CP0 helpers
target/mips/cp0_timer: Explicit unit in variable name
target/mips/cp0_timer: Document TIMER_PERIOD origin
target/mips: Move cp0_count_ns to CPUMIPSState
target/mips/cpu: Calculate the CP0 timer period using the CPU
frequency
target/mips/cpu: Make cp0_count_rate a property
target/mips/cpu: Allow the CPU to use dynamic frequencies
target/mips/cpu: Introduce mips_cpu_create_with_clock() helper
hw/mips/r4k: Explicit CPU frequency is 200 MHz
hw/mips/fuloong2e: Set CPU frequency to 533 MHz
hw/mips/mipssim: Correct CPU frequency
hw/mips/jazz: Correct CPU frequencies
hw/mips/cps: Expose input clock and connect it to CPU cores
hw/mips/boston: Set CPU frequency to 1 GHz
hw/mips/malta: Set CPU frequency to 320 MHz
hw/mips/cps: Do not allow use without input clock
target/mips/cpu: Display warning when CPU is used without input clock
hw/mips/malta: Fix FPGA I/O region size
hw/mips/malta: Move gt64120 related code together
hw/mips/malta: Use clearer qdev style
hw/mips: Simplify loading 64-bit ELF kernels
hw/mips: Simplify code using ROUND_UP(INITRD_PAGE_SIZE)
MAINTAINERS: Put myself forward for MIPS target
MAINTAINERS: Downgrade MIPS Boston to 'Odd Fixes', fix Paul Burton
mail
MAINTAINERS: Remove duplicated Malta test entries
target/mips: Increase number of TLB entries on the 34Kf core (16 ->
64)
zhaolichang (1):
target/mips: Fix some comment spelling errors
docs/system/cpu-models-mips.rst.inc | 10 +-
include/hw/clock.h | 13 +
include/hw/mips/cps.h | 2 +
include/hw/mips/mips.h | 4 +-
include/qemu/cutils.h | 12 +
target/mips/cpu.h | 26 ++
target/mips/internal.h | 4 +-
hw/core/clock.c | 15 +
hw/core/qdev-clock.c | 11 +
hw/mips/boston.c | 21 +-
hw/mips/cps.c | 9 +
hw/mips/fuloong2e.c | 18 +-
hw/mips/jazz.c | 23 +-
hw/mips/malta.c | 59 ++--
hw/mips/mipssim.c | 30 +-
hw/mips/r4k.c | 16 +-
target/mips/cp0_helper.c | 25 ++
target/mips/cp0_timer.c | 51 +---
target/mips/cpu.c | 55 +++-
target/mips/fpu_helper.c | 220 ++++++++++----
target/mips/op_helper.c | 27 +-
target/mips/translate.c | 453 +++++++++++++++++++++++++++-
util/cutils.c | 14 +
MAINTAINERS | 25 +-
target/mips/translate_init.c.inc | 4 +-
tests/acceptance/replay_kernel.py | 167 +++++++++-
26 files changed, 1119 insertions(+), 195 deletions(-)
--=20
2.26.2
next reply other threads:[~2020-10-17 14:05 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-10-17 14:01 Philippe Mathieu-Daudé [this message]
2020-10-17 14:02 ` [PULL 01/44] util/cutils: Introduce freq_to_str() to display Hertz units Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 02/44] hw/qdev-clock: Display error hint when clock is missing from device Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 03/44] hw/core/clock: Add the clock_new helper function Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 04/44] target/mips: Fix some comment spelling errors Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 05/44] target/mips: Demacro helpers for <ABS|CHS>.<D|S|PS> Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 06/44] target/mips: Demacro helpers for M<ADD|SUB>F.<D|S> Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 07/44] target/mips: Demacro helpers for <MAX|MAXA|MIN|MINA>.<D|S> Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 08/44] target/mips: Add loongson-ext lswc2 group of instructions (Part 1) Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 09/44] target/mips: Add loongson-ext lswc2 group of instructions (Part 2) Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 10/44] target/mips: Add loongson-ext lsdc2 group of instructions Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 11/44] target/mips/op_helper: Convert multiple if() to switch case Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 12/44] target/mips/op_helper: Document Invalidate/Writeback opcodes as no-op Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 13/44] target/mips/op_helper: Log unimplemented cache opcode Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 14/44] target/mips: Move cpu_mips_get_random() with CP0 helpers Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 15/44] target/mips/cp0_timer: Explicit unit in variable name Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 16/44] target/mips/cp0_timer: Document TIMER_PERIOD origin Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 17/44] target/mips: Move cp0_count_ns to CPUMIPSState Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 18/44] target/mips/cpu: Calculate the CP0 timer period using the CPU frequency Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 19/44] target/mips/cpu: Make cp0_count_rate a property Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 20/44] target/mips/cpu: Allow the CPU to use dynamic frequencies Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 21/44] target/mips/cpu: Introduce mips_cpu_create_with_clock() helper Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 22/44] hw/mips/r4k: Explicit CPU frequency is 200 MHz Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 23/44] hw/mips/fuloong2e: Set CPU frequency to 533 MHz Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 24/44] hw/mips/mipssim: Correct CPU frequency Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 25/44] hw/mips/jazz: Correct CPU frequencies Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 26/44] hw/mips/cps: Expose input clock and connect it to CPU cores Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 27/44] hw/mips/boston: Set CPU frequency to 1 GHz Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 28/44] hw/mips/malta: Set CPU frequency to 320 MHz Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 29/44] hw/mips/cps: Do not allow use without input clock Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 30/44] target/mips/cpu: Display warning when CPU is used " Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 31/44] hw/mips/malta: Fix FPGA I/O region size Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 32/44] hw/mips/malta: Move gt64120 related code together Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 33/44] hw/mips/malta: Use clearer qdev style Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 34/44] hw/mips: Simplify loading 64-bit ELF kernels Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 35/44] hw/mips: Simplify code using ROUND_UP(INITRD_PAGE_SIZE) Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 36/44] hw/mips: Rename TYPE_MIPS_BOSTON to TYPE_BOSTON Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 37/44] hw/mips: Remove exit(1) in case of missing ROM Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 38/44] tests/acceptance: Add MIPS record/replay tests Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 39/44] docs/system: Update MIPS CPU documentation Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 40/44] MAINTAINERS: Remove myself Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 41/44] MAINTAINERS: Put myself forward for MIPS target Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 42/44] MAINTAINERS: Downgrade MIPS Boston to 'Odd Fixes', fix Paul Burton mail Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 43/44] MAINTAINERS: Remove duplicated Malta test entries Philippe Mathieu-Daudé
2020-10-17 14:02 ` [PULL 44/44] target/mips: Increase number of TLB entries on the 34Kf core (16 -> 64) Philippe Mathieu-Daudé
2020-10-19 10:45 ` [PULL 00/44] mips-next patches for 2020-10-17 Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201017140243.1078718-1-f4bug@amsat.org \
--to=f4bug@amsat.org \
--cc=aleksandar.rikalo@syrmia.com \
--cc=aurelien@aurel32.net \
--cc=chenhc@lemote.com \
--cc=hpoussin@reactos.org \
--cc=paulburton@kernel.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).