From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 00/11] target-arm queue
Date: Tue, 4 Jul 2023 17:36:23 +0100 [thread overview]
Message-ID: <20230704163634.3188465-1-peter.maydell@linaro.org> (raw)
Just a collection of bug fixes this time around...
thanks
-- PMM
The following changes since commit 2a6ae69154542caa91dd17c40fd3f5ffbec300de:
Merge tag 'pull-maintainer-ominbus-030723-1' of https://gitlab.com/stsquad/qemu into staging (2023-07-04 08:36:44 +0200)
are available in the Git repository at:
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20230704
for you to fetch changes up to 86a78272f094857b4eda79d721c116e93942aa9a:
target/xtensa: Assert that interrupt level is within bounds (2023-07-04 14:27:08 +0100)
----------------------------------------------------------------
target-arm queue:
* Add raw_writes ops for register whose write induce TLB maintenance
* hw/arm/sbsa-ref: use XHCI to replace EHCI
* Avoid splitting Zregs across lines in dump
* Dump ZA[] when active
* Fix SME full tile indexing
* Handle IC IVAU to improve compatibility with JITs
* xlnx-canfd-test: Fix code coverity issues
* gdbstub: Guard M-profile code with CONFIG_TCG
* allwinner-sramc: Set class_size
* target/xtensa: Assert that interrupt level is within bounds
----------------------------------------------------------------
Akihiko Odaki (1):
hw: arm: allwinner-sramc: Set class_size
Eric Auger (1):
target/arm: Add raw_writes ops for register whose write induce TLB maintenance
Fabiano Rosas (1):
target/arm: gdbstub: Guard M-profile code with CONFIG_TCG
John Högberg (2):
target/arm: Handle IC IVAU to improve compatibility with JITs
tests/tcg/aarch64: Add testcases for IC IVAU and dual-mapped code
Peter Maydell (1):
target/xtensa: Assert that interrupt level is within bounds
Richard Henderson (3):
target/arm: Avoid splitting Zregs across lines in dump
target/arm: Dump ZA[] when active
target/arm: Fix SME full tile indexing
Vikram Garhwal (1):
tests/qtest: xlnx-canfd-test: Fix code coverity issues
Yuquan Wang (1):
hw/arm/sbsa-ref: use XHCI to replace EHCI
docs/system/arm/sbsa.rst | 5 +-
hw/arm/sbsa-ref.c | 23 +++--
hw/misc/allwinner-sramc.c | 1 +
target/arm/cpu.c | 65 ++++++++-----
target/arm/gdbstub.c | 4 +
target/arm/helper.c | 70 +++++++++++---
target/arm/tcg/translate-sme.c | 24 +++--
target/xtensa/exc_helper.c | 3 +
tests/qtest/xlnx-canfd-test.c | 33 +++----
tests/tcg/aarch64/icivau.c | 189 ++++++++++++++++++++++++++++++++++++++
tests/tcg/aarch64/sme-outprod1.c | 83 +++++++++++++++++
hw/arm/Kconfig | 2 +-
tests/tcg/aarch64/Makefile.target | 13 ++-
13 files changed, 436 insertions(+), 79 deletions(-)
create mode 100644 tests/tcg/aarch64/icivau.c
create mode 100644 tests/tcg/aarch64/sme-outprod1.c
next reply other threads:[~2023-07-04 16:37 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-07-04 16:36 Peter Maydell [this message]
2023-07-04 16:36 ` [PULL 01/11] target/arm: Add raw_writes ops for register whose write induce TLB maintenance Peter Maydell
2023-07-04 16:36 ` [PULL 02/11] hw/arm/sbsa-ref: use XHCI to replace EHCI Peter Maydell
2023-07-04 16:36 ` [PULL 03/11] target/arm: Avoid splitting Zregs across lines in dump Peter Maydell
2023-07-04 16:36 ` [PULL 04/11] target/arm: Dump ZA[] when active Peter Maydell
2023-07-04 16:36 ` [PULL 05/11] target/arm: Fix SME full tile indexing Peter Maydell
2023-07-04 16:36 ` [PULL 06/11] target/arm: Handle IC IVAU to improve compatibility with JITs Peter Maydell
2023-07-04 16:36 ` [PULL 07/11] tests/tcg/aarch64: Add testcases for IC IVAU and dual-mapped code Peter Maydell
2023-07-05 4:53 ` Richard Henderson
2023-07-05 9:25 ` Philippe Mathieu-Daudé
2023-07-05 13:36 ` Richard Henderson
2023-07-06 12:26 ` Peter Maydell
2023-07-06 12:45 ` John Högberg
2023-07-06 12:54 ` Peter Maydell
2023-07-07 7:50 ` John Högberg
2023-07-04 16:36 ` [PULL 08/11] tests/qtest: xlnx-canfd-test: Fix code coverity issues Peter Maydell
2023-07-04 16:36 ` [PULL 09/11] target/arm: gdbstub: Guard M-profile code with CONFIG_TCG Peter Maydell
2023-07-04 16:36 ` [PULL 10/11] hw: arm: allwinner-sramc: Set class_size Peter Maydell
2023-07-04 16:36 ` [PULL 11/11] target/xtensa: Assert that interrupt level is within bounds Peter Maydell
2023-07-05 4:57 ` [PULL 00/11] target-arm queue Richard Henderson
2023-07-05 5:04 ` Richard Henderson
2023-07-06 11:35 ` Peter Maydell
-- strict thread matches above, loose matches on Subject: below --
2020-04-06 10:11 Peter Maydell
2020-04-06 12:52 ` Peter Maydell
2020-03-17 11:40 Peter Maydell
2020-03-17 16:21 ` Peter Maydell
2019-11-01 8:51 Peter Maydell
2019-11-01 9:30 ` Peter Maydell
2019-11-01 9:54 ` Andrew Jones
2019-11-01 10:34 ` Peter Maydell
2019-11-01 12:53 ` Peter Maydell
2019-11-01 14:25 ` Andrew Jones
2019-11-02 17:57 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230704163634.3188465-1-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).