From: Anshuman Khandual <anshuman.khandual@arm.com> To: linux-arm-kernel@lists.infradead.org, coresight@lists.linaro.org Cc: linux-kernel@vger.kernel.org, Anshuman Khandual <anshuman.khandual@arm.com>, Mathieu Poirier <mathieu.poirier@linaro.org>, Suzuki K Poulose <suzuki.poulose@arm.com>, Mike Leach <mike.leach@linaro.org>, Linu Cherian <lcherian@marvell.com>, devicetree@vger.kernel.org Subject: [PATCH 11/11] dts: bindings: Document device tree binding for Arm TRBE Date: Wed, 23 Dec 2020 15:33:43 +0530 [thread overview] Message-ID: <1608717823-18387-12-git-send-email-anshuman.khandual@arm.com> (raw) In-Reply-To: <1608717823-18387-1-git-send-email-anshuman.khandual@arm.com> This patch documents the device tree binding in use for Arm TRBE. Cc: devicetree@vger.kernel.org Cc: Mathieu Poirier <mathieu.poirier@linaro.org> Cc: Mike Leach <mike.leach@linaro.org> Cc: Suzuki K Poulose <suzuki.poulose@arm.com> Signed-off-by: Anshuman Khandual <anshuman.khandual@arm.com> --- Changes in V1: - TRBE DT entry has been renamed as 'arm, trace-buffer-extension' Documentation/devicetree/bindings/arm/trbe.txt | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/trbe.txt diff --git a/Documentation/devicetree/bindings/arm/trbe.txt b/Documentation/devicetree/bindings/arm/trbe.txt new file mode 100644 index 0000000..001945d --- /dev/null +++ b/Documentation/devicetree/bindings/arm/trbe.txt @@ -0,0 +1,20 @@ +* Trace Buffer Extension (TRBE) + +Trace Buffer Extension (TRBE) is used for collecting trace data generated +from a corresponding trace unit (ETE) using an in memory trace buffer. + +** TRBE Required properties: + +- compatible : should be one of: + "arm,trace-buffer-extension" + +- interrupts : Exactly 1 PPI must be listed. For heterogeneous systems where + TRBE is only supported on a subset of the CPUs, please consult + the arm,gic-v3 binding for details on describing a PPI partition. + +** Example: + +trbe { + compatible = "arm,trace-buffer-extension"; + interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>; +}; -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: Anshuman Khandual <anshuman.khandual@arm.com> To: linux-arm-kernel@lists.infradead.org, coresight@lists.linaro.org Cc: devicetree@vger.kernel.org, Mathieu Poirier <mathieu.poirier@linaro.org>, Suzuki K Poulose <suzuki.poulose@arm.com>, Anshuman Khandual <anshuman.khandual@arm.com>, linux-kernel@vger.kernel.org, Linu Cherian <lcherian@marvell.com>, Mike Leach <mike.leach@linaro.org> Subject: [PATCH 11/11] dts: bindings: Document device tree binding for Arm TRBE Date: Wed, 23 Dec 2020 15:33:43 +0530 [thread overview] Message-ID: <1608717823-18387-12-git-send-email-anshuman.khandual@arm.com> (raw) In-Reply-To: <1608717823-18387-1-git-send-email-anshuman.khandual@arm.com> This patch documents the device tree binding in use for Arm TRBE. Cc: devicetree@vger.kernel.org Cc: Mathieu Poirier <mathieu.poirier@linaro.org> Cc: Mike Leach <mike.leach@linaro.org> Cc: Suzuki K Poulose <suzuki.poulose@arm.com> Signed-off-by: Anshuman Khandual <anshuman.khandual@arm.com> --- Changes in V1: - TRBE DT entry has been renamed as 'arm, trace-buffer-extension' Documentation/devicetree/bindings/arm/trbe.txt | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/trbe.txt diff --git a/Documentation/devicetree/bindings/arm/trbe.txt b/Documentation/devicetree/bindings/arm/trbe.txt new file mode 100644 index 0000000..001945d --- /dev/null +++ b/Documentation/devicetree/bindings/arm/trbe.txt @@ -0,0 +1,20 @@ +* Trace Buffer Extension (TRBE) + +Trace Buffer Extension (TRBE) is used for collecting trace data generated +from a corresponding trace unit (ETE) using an in memory trace buffer. + +** TRBE Required properties: + +- compatible : should be one of: + "arm,trace-buffer-extension" + +- interrupts : Exactly 1 PPI must be listed. For heterogeneous systems where + TRBE is only supported on a subset of the CPUs, please consult + the arm,gic-v3 binding for details on describing a PPI partition. + +** Example: + +trbe { + compatible = "arm,trace-buffer-extension"; + interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>; +}; -- 2.7.4 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2020-12-23 10:05 UTC|newest] Thread overview: 48+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-12-23 10:03 [PATCH 00/11] arm64: coresight: Enable ETE and TRBE Anshuman Khandual 2020-12-23 10:03 ` Anshuman Khandual 2020-12-23 10:03 ` [PATCH 01/11] coresight: etm-perf: Allow an event to use different sinks Anshuman Khandual 2020-12-23 10:03 ` Anshuman Khandual 2020-12-23 10:03 ` [PATCH 02/11] coresight: Do not scan for graph if none is present Anshuman Khandual 2020-12-23 10:03 ` Anshuman Khandual 2020-12-23 10:03 ` [PATCH 03/11] coresight: etm4x: Add support for PE OS lock Anshuman Khandual 2020-12-23 10:03 ` Anshuman Khandual 2020-12-23 10:03 ` [PATCH 04/11] coresight: ete: Add support for ETE sysreg access Anshuman Khandual 2020-12-23 10:03 ` Anshuman Khandual 2020-12-23 10:03 ` [PATCH 05/11] coresight: ete: Add support for ETE tracing Anshuman Khandual 2020-12-23 10:03 ` Anshuman Khandual 2020-12-23 10:03 ` [PATCH 06/11] dts: bindings: Document device tree bindings for ETE Anshuman Khandual 2020-12-23 10:03 ` Anshuman Khandual 2021-01-03 17:02 ` Rob Herring 2021-01-03 17:02 ` Rob Herring 2021-01-04 14:42 ` Suzuki K Poulose 2021-01-04 14:42 ` Suzuki K Poulose 2021-01-04 18:15 ` Mathieu Poirier 2021-01-04 18:15 ` Mathieu Poirier 2021-01-04 20:31 ` Rob Herring 2021-01-04 20:31 ` Rob Herring 2020-12-23 10:03 ` [PATCH 07/11] arm64: Add TRBE definitions Anshuman Khandual 2020-12-23 10:03 ` Anshuman Khandual 2020-12-23 10:03 ` [PATCH 08/11] coresight: core: Add support for dedicated percpu sinks Anshuman Khandual 2020-12-23 10:03 ` Anshuman Khandual 2020-12-23 10:03 ` [PATCH 09/11] coresight: etm-perf: Truncate the perf record if handle has no space Anshuman Khandual 2020-12-23 10:03 ` Anshuman Khandual 2020-12-23 10:03 ` [PATCH 10/11] coresight: sink: Add TRBE driver Anshuman Khandual 2020-12-23 10:03 ` Anshuman Khandual 2021-01-04 16:28 ` Suzuki K Poulose 2021-01-04 16:28 ` Suzuki K Poulose 2021-01-05 9:29 ` Anshuman Khandual 2021-01-05 9:29 ` Anshuman Khandual 2021-01-05 11:37 ` Suzuki K Poulose 2021-01-05 11:37 ` Suzuki K Poulose 2021-01-06 11:50 ` Anshuman Khandual 2021-01-06 11:50 ` Anshuman Khandual 2021-01-07 14:01 ` Suzuki K Poulose 2021-01-07 14:01 ` Suzuki K Poulose 2020-12-23 10:03 ` Anshuman Khandual [this message] 2020-12-23 10:03 ` [PATCH 11/11] dts: bindings: Document device tree binding for Arm TRBE Anshuman Khandual 2021-01-03 17:05 ` Rob Herring 2021-01-03 17:05 ` Rob Herring 2021-01-04 3:44 ` Anshuman Khandual 2021-01-04 3:44 ` Anshuman Khandual 2021-01-07 14:05 ` Suzuki K Poulose 2021-01-07 14:05 ` Suzuki K Poulose
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1608717823-18387-12-git-send-email-anshuman.khandual@arm.com \ --to=anshuman.khandual@arm.com \ --cc=coresight@lists.linaro.org \ --cc=devicetree@vger.kernel.org \ --cc=lcherian@marvell.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=mathieu.poirier@linaro.org \ --cc=mike.leach@linaro.org \ --cc=suzuki.poulose@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.