From: "José Roberto de Souza" <jose.souza@intel.com> To: intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org Cc: "José Roberto de Souza" <jose.souza@intel.com> Subject: [PATCH 4/4] drm/i915/display: Set TRANS_DDI_MODE_SELECT to default value when disabling TRANS_DDI Date: Thu, 16 Jan 2020 17:58:37 -0800 [thread overview] Message-ID: <20200117015837.402239-4-jose.souza@intel.com> (raw) In-Reply-To: <20200117015837.402239-1-jose.souza@intel.com> TGL timeouts when disabling MST transcoder and fifo underruns over MST transcoders are fixed when setting TRANS_DDI_MODE_SELECT to 0(HDMI mode) during the disable sequence. Although BSpec disable sequence don't require this step it is a harmless change and it is also done by Windows driver. Anyhow HW team was notified about that but it can take some time to documentation to be updated. A case that always lead to those issues is: - do a modeset enabling pipe A and pipe B in the same MST stream leaving A as master - disable pipe A, promote B as master doing a full modeset in A - enable pipe A, changing the master transcoder back to A(doing a full modeset in B) - Pow: underruns and timeouts The transcoders involved will only work again when complete disabled and their power wells turned off causing a reset in their registers. Cc: Ville Syrjälä <ville.syrjala@linux.intel.com> Cc: Matt Roper <matthew.d.roper@intel.com> Signed-off-by: José Roberto de Souza <jose.souza@intel.com> --- drivers/gpu/drm/i915/display/intel_ddi.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/gpu/drm/i915/display/intel_ddi.c b/drivers/gpu/drm/i915/display/intel_ddi.c index 32ea3c7e8b62..82e90f271974 100644 --- a/drivers/gpu/drm/i915/display/intel_ddi.c +++ b/drivers/gpu/drm/i915/display/intel_ddi.c @@ -1997,6 +1997,7 @@ void intel_ddi_disable_transcoder_func(const struct intel_crtc_state *crtc_state val = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder)); val &= ~TRANS_DDI_FUNC_ENABLE; + val &= ~TRANS_DDI_MODE_SELECT_MASK; if (INTEL_GEN(dev_priv) >= 12) { if (!intel_dp_mst_is_master_trans(crtc_state)) -- 2.25.0 _______________________________________________ dri-devel mailing list dri-devel@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/dri-devel
WARNING: multiple messages have this Message-ID (diff)
From: "José Roberto de Souza" <jose.souza@intel.com> To: intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org Subject: [Intel-gfx] [PATCH 4/4] drm/i915/display: Set TRANS_DDI_MODE_SELECT to default value when disabling TRANS_DDI Date: Thu, 16 Jan 2020 17:58:37 -0800 [thread overview] Message-ID: <20200117015837.402239-4-jose.souza@intel.com> (raw) In-Reply-To: <20200117015837.402239-1-jose.souza@intel.com> TGL timeouts when disabling MST transcoder and fifo underruns over MST transcoders are fixed when setting TRANS_DDI_MODE_SELECT to 0(HDMI mode) during the disable sequence. Although BSpec disable sequence don't require this step it is a harmless change and it is also done by Windows driver. Anyhow HW team was notified about that but it can take some time to documentation to be updated. A case that always lead to those issues is: - do a modeset enabling pipe A and pipe B in the same MST stream leaving A as master - disable pipe A, promote B as master doing a full modeset in A - enable pipe A, changing the master transcoder back to A(doing a full modeset in B) - Pow: underruns and timeouts The transcoders involved will only work again when complete disabled and their power wells turned off causing a reset in their registers. Cc: Ville Syrjälä <ville.syrjala@linux.intel.com> Cc: Matt Roper <matthew.d.roper@intel.com> Signed-off-by: José Roberto de Souza <jose.souza@intel.com> --- drivers/gpu/drm/i915/display/intel_ddi.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/gpu/drm/i915/display/intel_ddi.c b/drivers/gpu/drm/i915/display/intel_ddi.c index 32ea3c7e8b62..82e90f271974 100644 --- a/drivers/gpu/drm/i915/display/intel_ddi.c +++ b/drivers/gpu/drm/i915/display/intel_ddi.c @@ -1997,6 +1997,7 @@ void intel_ddi_disable_transcoder_func(const struct intel_crtc_state *crtc_state val = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder)); val &= ~TRANS_DDI_FUNC_ENABLE; + val &= ~TRANS_DDI_MODE_SELECT_MASK; if (INTEL_GEN(dev_priv) >= 12) { if (!intel_dp_mst_is_master_trans(crtc_state)) -- 2.25.0 _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2020-01-17 1:58 UTC|newest] Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-01-17 1:58 [PATCH 1/4] drm/mst: Don't do atomic checks over disabled managers José Roberto de Souza 2020-01-17 1:58 ` [Intel-gfx] " José Roberto de Souza 2020-01-17 1:58 ` [PATCH 2/4] drm/mst: Some style improvements in drm_dp_mst_topology_mgr_set_mst() José Roberto de Souza 2020-01-17 1:58 ` [Intel-gfx] " José Roberto de Souza 2020-01-17 20:22 ` Lyude Paul 2020-01-17 20:22 ` [Intel-gfx] " Lyude Paul 2020-01-17 21:20 ` Lyude Paul 2020-01-17 21:20 ` [Intel-gfx] " Lyude Paul 2020-01-17 1:58 ` [PATCH 3/4] drm/i915/display: Remove useless call intel_dp_mst_encoder_cleanup() José Roberto de Souza 2020-01-17 1:58 ` [Intel-gfx] " José Roberto de Souza 2020-01-30 17:16 ` Ville Syrjälä 2020-01-30 17:16 ` Ville Syrjälä 2020-01-31 0:14 ` Souza, Jose 2020-01-31 0:14 ` Souza, Jose 2020-02-11 10:53 ` Lisovskiy, Stanislav 2020-02-11 10:53 ` [Intel-gfx] " Lisovskiy, Stanislav 2020-01-17 1:58 ` José Roberto de Souza [this message] 2020-01-17 1:58 ` [Intel-gfx] [PATCH 4/4] drm/i915/display: Set TRANS_DDI_MODE_SELECT to default value when disabling TRANS_DDI José Roberto de Souza 2020-01-30 17:25 ` Ville Syrjälä 2020-01-30 17:25 ` [Intel-gfx] " Ville Syrjälä 2020-01-30 20:07 ` Souza, Jose 2020-01-30 20:07 ` [Intel-gfx] " Souza, Jose 2020-01-31 11:20 ` Ville Syrjälä 2020-01-31 11:20 ` [Intel-gfx] " Ville Syrjälä 2020-05-13 8:28 ` Sharma, Swati2 2020-05-13 8:28 ` Sharma, Swati2 2020-05-13 12:09 ` Ville Syrjälä 2020-05-13 12:09 ` Ville Syrjälä 2020-05-13 12:14 ` Ville Syrjälä 2020-05-13 12:14 ` Ville Syrjälä 2020-02-11 11:23 ` Lisovskiy, Stanislav 2020-02-11 11:23 ` [Intel-gfx] " Lisovskiy, Stanislav 2020-01-17 3:08 ` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/mst: Don't do atomic checks over disabled managers Patchwork 2020-01-17 3:08 ` [Intel-gfx] ✗ Fi.CI.BUILD: warning " Patchwork 2020-01-17 13:51 ` [PATCH 1/4] " Mikita Lipski 2020-01-17 13:51 ` [Intel-gfx] " Mikita Lipski 2020-01-17 20:21 ` Lyude Paul 2020-01-17 20:21 ` [Intel-gfx] " Lyude Paul 2020-01-17 21:24 ` Alex Deucher 2020-01-17 21:24 ` [Intel-gfx] " Alex Deucher 2020-01-20 10:42 ` [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/4] " Patchwork
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20200117015837.402239-4-jose.souza@intel.com \ --to=jose.souza@intel.com \ --cc=dri-devel@lists.freedesktop.org \ --cc=intel-gfx@lists.freedesktop.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.