From: Jisheng Zhang <jszhang@kernel.org> To: Thomas Gleixner <tglx@linutronix.de>, Marc Zyngier <maz@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Palmer Dabbelt <palmer@dabbelt.com>, Paul Walmsley <paul.walmsley@sifive.com>, Albert Ou <aou@eecs.berkeley.edu>, Daniel Lezcano <daniel.lezcano@linaro.org> Cc: Guo Ren <guoren@kernel.org>, Fu Wei <wefu@redhat.com>, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, Conor Dooley <conor.dooley@microchip.com> Subject: [PATCH v3 7/8] MAINTAINERS: add entry for T-HEAD RISC-V SoC Date: Sun, 18 Jun 2023 00:15:28 +0800 [thread overview] Message-ID: <20230617161529.2092-8-jszhang@kernel.org> (raw) In-Reply-To: <20230617161529.2092-1-jszhang@kernel.org> Currently, I would like to maintain the T-HEAD RISC-V SoC support. Signed-off-by: Jisheng Zhang <jszhang@kernel.org> Acked-by: Conor Dooley <conor.dooley@microchip.com> --- MAINTAINERS | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index e0ad886d3163..68805b09654f 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -18162,6 +18162,14 @@ F: drivers/perf/riscv_pmu.c F: drivers/perf/riscv_pmu_legacy.c F: drivers/perf/riscv_pmu_sbi.c +RISC-V THEAD SoC SUPPORT +M: Jisheng Zhang <jszhang@kernel.org> +M: Guo Ren <guoren@kernel.org> +M: Fu Wei <wefu@redhat.com> +L: linux-riscv@lists.infradead.org +S: Maintained +F: arch/riscv/boot/dts/thead/ + RNBD BLOCK DRIVERS M: Md. Haris Iqbal <haris.iqbal@ionos.com> M: Jack Wang <jinpu.wang@ionos.com> -- 2.40.0
WARNING: multiple messages have this Message-ID (diff)
From: Jisheng Zhang <jszhang@kernel.org> To: Thomas Gleixner <tglx@linutronix.de>, Marc Zyngier <maz@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Palmer Dabbelt <palmer@dabbelt.com>, Paul Walmsley <paul.walmsley@sifive.com>, Albert Ou <aou@eecs.berkeley.edu>, Daniel Lezcano <daniel.lezcano@linaro.org> Cc: Guo Ren <guoren@kernel.org>, Fu Wei <wefu@redhat.com>, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, Conor Dooley <conor.dooley@microchip.com> Subject: [PATCH v3 7/8] MAINTAINERS: add entry for T-HEAD RISC-V SoC Date: Sun, 18 Jun 2023 00:15:28 +0800 [thread overview] Message-ID: <20230617161529.2092-8-jszhang@kernel.org> (raw) In-Reply-To: <20230617161529.2092-1-jszhang@kernel.org> Currently, I would like to maintain the T-HEAD RISC-V SoC support. Signed-off-by: Jisheng Zhang <jszhang@kernel.org> Acked-by: Conor Dooley <conor.dooley@microchip.com> --- MAINTAINERS | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index e0ad886d3163..68805b09654f 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -18162,6 +18162,14 @@ F: drivers/perf/riscv_pmu.c F: drivers/perf/riscv_pmu_legacy.c F: drivers/perf/riscv_pmu_sbi.c +RISC-V THEAD SoC SUPPORT +M: Jisheng Zhang <jszhang@kernel.org> +M: Guo Ren <guoren@kernel.org> +M: Fu Wei <wefu@redhat.com> +L: linux-riscv@lists.infradead.org +S: Maintained +F: arch/riscv/boot/dts/thead/ + RNBD BLOCK DRIVERS M: Md. Haris Iqbal <haris.iqbal@ionos.com> M: Jack Wang <jinpu.wang@ionos.com> -- 2.40.0 _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2023-06-17 16:27 UTC|newest] Thread overview: 76+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-06-17 16:15 [PATCH v3 0/8] Add Sipeed Lichee Pi 4A RISC-V board support Jisheng Zhang 2023-06-17 16:15 ` Jisheng Zhang 2023-06-17 16:15 ` [PATCH v3 1/8] dt-bindings: interrupt-controller: Add T-HEAD's TH1520 PLIC Jisheng Zhang 2023-06-17 16:15 ` Jisheng Zhang 2023-06-17 16:15 ` [PATCH v3 2/8] dt-bindings: timer: Add T-HEAD TH1520 clint Jisheng Zhang 2023-06-17 16:15 ` Jisheng Zhang 2023-06-17 16:15 ` [PATCH v3 3/8] dt-bindings: riscv: Add T-HEAD TH1520 board compatibles Jisheng Zhang 2023-06-17 16:15 ` Jisheng Zhang 2023-06-17 16:15 ` [PATCH v3 4/8] riscv: Add the T-HEAD SoC family Kconfig option Jisheng Zhang 2023-06-17 16:15 ` Jisheng Zhang 2023-06-17 16:15 ` [PATCH v3 5/8] riscv: dts: add initial T-HEAD TH1520 SoC device tree Jisheng Zhang 2023-06-17 16:15 ` Jisheng Zhang 2023-06-17 16:15 ` [PATCH v3 6/8] riscv: dts: thead: add sipeed Lichee Pi 4A board " Jisheng Zhang 2023-06-17 16:15 ` Jisheng Zhang 2023-06-17 16:15 ` Jisheng Zhang [this message] 2023-06-17 16:15 ` [PATCH v3 7/8] MAINTAINERS: add entry for T-HEAD RISC-V SoC Jisheng Zhang 2023-06-17 16:15 ` [PATCH v3 8/8] riscv: defconfig: enable T-HEAD SoC Jisheng Zhang 2023-06-17 16:15 ` Jisheng Zhang 2023-06-17 17:02 ` [PATCH v3 0/8] Add Sipeed Lichee Pi 4A RISC-V board support Conor Dooley 2023-06-17 17:02 ` Conor Dooley 2023-06-18 16:14 ` Jisheng Zhang 2023-06-18 16:14 ` Jisheng Zhang 2023-06-17 18:20 ` Conor Dooley 2023-06-17 18:20 ` Conor Dooley 2023-06-18 16:25 ` Jisheng Zhang 2023-06-18 16:25 ` Jisheng Zhang 2023-06-18 21:01 ` Conor Dooley 2023-06-18 21:01 ` Conor Dooley 2023-06-20 22:52 ` Conor Dooley 2023-06-20 22:52 ` Conor Dooley 2023-06-20 22:55 ` Conor Dooley 2023-06-20 22:55 ` Conor Dooley 2023-07-25 7:38 ` Xi Ruoyao 2023-07-25 7:38 ` Xi Ruoyao 2023-07-25 7:52 ` Conor Dooley 2023-07-25 7:52 ` Conor Dooley 2023-07-25 8:10 ` Conor Dooley 2023-07-25 8:10 ` Conor Dooley 2023-07-25 14:32 ` Drew Fustini 2023-07-25 14:32 ` Drew Fustini 2023-07-25 8:26 ` Xi Ruoyao 2023-07-25 8:26 ` Xi Ruoyao 2023-07-25 14:58 ` Jisheng Zhang 2023-07-25 14:58 ` Jisheng Zhang 2023-07-26 12:48 ` Xi Ruoyao 2023-07-26 12:48 ` Xi Ruoyao 2023-07-26 15:00 ` Jisheng Zhang 2023-07-26 15:00 ` Jisheng Zhang 2023-07-27 0:14 ` Xi Ruoyao 2023-07-27 0:14 ` Xi Ruoyao 2023-07-27 0:54 ` Xi Ruoyao 2023-07-27 0:54 ` Xi Ruoyao 2023-07-27 9:18 ` Xi Ruoyao 2023-07-27 9:18 ` Xi Ruoyao 2023-07-27 16:11 ` Jisheng Zhang 2023-07-27 16:11 ` Jisheng Zhang 2023-07-27 16:29 ` Xi Ruoyao 2023-07-27 16:29 ` Xi Ruoyao 2023-07-28 7:04 ` Drew Fustini 2023-07-28 7:04 ` Drew Fustini 2023-07-28 7:40 ` Xi Ruoyao 2023-07-28 7:40 ` Xi Ruoyao 2023-07-28 10:05 ` Xi Ruoyao 2023-07-28 10:05 ` Xi Ruoyao 2023-07-28 10:23 ` Emil Renner Berthing 2023-07-28 10:23 ` Emil Renner Berthing 2023-07-28 17:53 ` Drew Fustini 2023-07-28 17:53 ` Drew Fustini 2023-07-29 7:11 ` Xi Ruoyao 2023-07-29 7:11 ` Xi Ruoyao 2023-07-28 0:11 ` Drew Fustini 2023-07-28 0:11 ` Drew Fustini 2023-08-11 17:39 ` Drew Fustini 2023-08-11 17:39 ` Drew Fustini 2023-08-11 17:46 ` Conor Dooley 2023-08-11 17:46 ` Conor Dooley
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20230617161529.2092-8-jszhang@kernel.org \ --to=jszhang@kernel.org \ --cc=aou@eecs.berkeley.edu \ --cc=conor+dt@kernel.org \ --cc=conor.dooley@microchip.com \ --cc=daniel.lezcano@linaro.org \ --cc=devicetree@vger.kernel.org \ --cc=guoren@kernel.org \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=maz@kernel.org \ --cc=palmer@dabbelt.com \ --cc=paul.walmsley@sifive.com \ --cc=robh+dt@kernel.org \ --cc=tglx@linutronix.de \ --cc=wefu@redhat.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.