All of lore.kernel.org
 help / color / mirror / Atom feed
From: Aradhya Bhatia <a-bhatia1@ti.com>
To: Jyri Sarha <jyri.sarha@iki.fi>, Tomi Valkeinen <tomba@kernel.org>,
	Vignesh Raghavendra <vigneshr@ti.com>, Nishanth Menon <nm@ti.com>
Cc: DRI Development <dri-devel@lists.freedesktop.org>,
	Devicetree <devicetree@vger.kernel.org>,
	Linux ARM Kernel <linux-arm-kernel@lists.infradead.org>,
	Linux Kernel <linux-kernel@vger.kernel.org>,
	Nikhil Devshatwar <nikhil.nd@ti.com>,
	Aradhya Bhatia <a-bhatia1@ti.com>
Subject: [PATCH 0/2] Update register & interrupt info in am65x DSS
Date: Tue, 19 Apr 2022 12:33:00 +0530	[thread overview]
Message-ID: <20220419070302.16502-1-a-bhatia1@ti.com> (raw)

The Display SubSystem IP on the ti's am65x soc has an additional 
register space "common1" and services a maximum of 2 interrupts.

The first patch in the series adds the required updates to the yaml
file. The second patch then reflects the yaml updates in the DSS DT
node of am65x soc.

Aradhya Bhatia (2):
  dt-bindings: display: ti,am65x-dss: Add missing register & interrupt
  arm64: dts: ti: k3-am65: Add missing register & interrupt in DSS node

 .../devicetree/bindings/display/ti/ti,am65x-dss.yaml   | 10 +++++++---
 arch/arm64/boot/dts/ti/k3-am65-main.dtsi               |  6 ++++--
 2 files changed, 11 insertions(+), 5 deletions(-)

-- 
2.35.3


WARNING: multiple messages have this Message-ID (diff)
From: Aradhya Bhatia <a-bhatia1@ti.com>
To: Jyri Sarha <jyri.sarha@iki.fi>, Tomi Valkeinen <tomba@kernel.org>,
	Vignesh Raghavendra <vigneshr@ti.com>, Nishanth Menon <nm@ti.com>
Cc: DRI Development <dri-devel@lists.freedesktop.org>,
	Devicetree <devicetree@vger.kernel.org>,
	Linux ARM Kernel <linux-arm-kernel@lists.infradead.org>,
	Linux Kernel <linux-kernel@vger.kernel.org>,
	Nikhil Devshatwar <nikhil.nd@ti.com>,
	Aradhya Bhatia <a-bhatia1@ti.com>
Subject: [PATCH 0/2] Update register & interrupt info in am65x DSS
Date: Tue, 19 Apr 2022 12:33:00 +0530	[thread overview]
Message-ID: <20220419070302.16502-1-a-bhatia1@ti.com> (raw)

The Display SubSystem IP on the ti's am65x soc has an additional 
register space "common1" and services a maximum of 2 interrupts.

The first patch in the series adds the required updates to the yaml
file. The second patch then reflects the yaml updates in the DSS DT
node of am65x soc.

Aradhya Bhatia (2):
  dt-bindings: display: ti,am65x-dss: Add missing register & interrupt
  arm64: dts: ti: k3-am65: Add missing register & interrupt in DSS node

 .../devicetree/bindings/display/ti/ti,am65x-dss.yaml   | 10 +++++++---
 arch/arm64/boot/dts/ti/k3-am65-main.dtsi               |  6 ++++--
 2 files changed, 11 insertions(+), 5 deletions(-)

-- 
2.35.3


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Aradhya Bhatia <a-bhatia1@ti.com>
To: Jyri Sarha <jyri.sarha@iki.fi>, Tomi Valkeinen <tomba@kernel.org>,
	Vignesh Raghavendra <vigneshr@ti.com>, Nishanth Menon <nm@ti.com>
Cc: Devicetree <devicetree@vger.kernel.org>,
	Aradhya Bhatia <a-bhatia1@ti.com>,
	Linux Kernel <linux-kernel@vger.kernel.org>,
	DRI Development <dri-devel@lists.freedesktop.org>,
	Nikhil Devshatwar <nikhil.nd@ti.com>,
	Linux ARM Kernel <linux-arm-kernel@lists.infradead.org>
Subject: [PATCH 0/2] Update register & interrupt info in am65x DSS
Date: Tue, 19 Apr 2022 12:33:00 +0530	[thread overview]
Message-ID: <20220419070302.16502-1-a-bhatia1@ti.com> (raw)

The Display SubSystem IP on the ti's am65x soc has an additional 
register space "common1" and services a maximum of 2 interrupts.

The first patch in the series adds the required updates to the yaml
file. The second patch then reflects the yaml updates in the DSS DT
node of am65x soc.

Aradhya Bhatia (2):
  dt-bindings: display: ti,am65x-dss: Add missing register & interrupt
  arm64: dts: ti: k3-am65: Add missing register & interrupt in DSS node

 .../devicetree/bindings/display/ti/ti,am65x-dss.yaml   | 10 +++++++---
 arch/arm64/boot/dts/ti/k3-am65-main.dtsi               |  6 ++++--
 2 files changed, 11 insertions(+), 5 deletions(-)

-- 
2.35.3


             reply	other threads:[~2022-04-19  7:04 UTC|newest]

Thread overview: 30+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-04-19  7:03 Aradhya Bhatia [this message]
2022-04-19  7:03 ` [PATCH 0/2] Update register & interrupt info in am65x DSS Aradhya Bhatia
2022-04-19  7:03 ` Aradhya Bhatia
2022-04-19  7:03 ` [PATCH 1/2] dt-bindings: display: ti,am65x-dss: Add missing register & interrupt Aradhya Bhatia
2022-04-19  7:03   ` [PATCH 1/2] dt-bindings: display: ti, am65x-dss: " Aradhya Bhatia
2022-04-19  7:03   ` Aradhya Bhatia
2022-04-19 12:12   ` Rob Herring
2022-04-19 12:12     ` Rob Herring
2022-04-19 12:12     ` [PATCH 1/2] dt-bindings: display: ti,am65x-dss: " Rob Herring
2022-04-19 12:40   ` Nishanth Menon
2022-04-19 12:40     ` Nishanth Menon
2022-04-19 12:40     ` Nishanth Menon
2022-04-19 14:20   ` Rob Herring
2022-04-19 14:20     ` Rob Herring
2022-04-19 14:20     ` Rob Herring
2022-04-20  7:05     ` Tomi Valkeinen
2022-04-20  7:05       ` Tomi Valkeinen
2022-04-20  7:05       ` Tomi Valkeinen
2022-04-20 21:30       ` Rob Herring
2022-04-20 21:30         ` Rob Herring
2022-04-20 21:30         ` Rob Herring
2022-04-19  7:03 ` [PATCH 2/2] arm64: dts: ti: k3-am65: Add missing register & interrupt in DSS node Aradhya Bhatia
2022-04-19  7:03   ` Aradhya Bhatia
2022-04-19  7:03   ` Aradhya Bhatia
2022-04-19 12:06 ` [PATCH 0/2] Update register & interrupt info in am65x DSS Tomi Valkeinen
2022-04-19 12:06   ` Tomi Valkeinen
2022-04-19 12:06   ` Tomi Valkeinen
2022-04-19 17:29   ` Aradhya Bhatia
2022-04-19 17:29     ` Aradhya Bhatia
2022-04-19 17:29     ` Aradhya Bhatia

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220419070302.16502-1-a-bhatia1@ti.com \
    --to=a-bhatia1@ti.com \
    --cc=devicetree@vger.kernel.org \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=jyri.sarha@iki.fi \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=nikhil.nd@ti.com \
    --cc=nm@ti.com \
    --cc=tomba@kernel.org \
    --cc=vigneshr@ti.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.