From: biju.das@bp.renesas.com (Biju Das)
To: cip-dev@lists.cip-project.org
Subject: [cip-dev] [PATCH 4.19.y-cip 11/12] arm64: dts: renesas: r8a774b1: Add SDHI support
Date: Wed, 29 Jan 2020 14:30:04 +0000 [thread overview]
Message-ID: <1580308205-20435-12-git-send-email-biju.das@bp.renesas.com> (raw)
In-Reply-To: <1580308205-20435-1-git-send-email-biju.das@bp.renesas.com>
commit 6317736729acbdb5bd58cb5ee0ba5f354bd51830 upstream.
Add SDHI support for the r8a774b1 SoC.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Link: https://lore.kernel.org/r/1569313375-53428-2-git-send-email-biju.das at bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
arch/arm64/boot/dts/renesas/r8a774b1.dtsi | 36 +++++++++++++++++++++++++++----
1 file changed, 32 insertions(+), 4 deletions(-)
diff --git a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
index 46578de..08f98b6 100644
--- a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
@@ -790,23 +790,51 @@
};
sdhi0: sd at ee100000 {
+ compatible = "renesas,sdhi-r8a774b1",
+ "renesas,rcar-gen3-sdhi";
reg = <0 0xee100000 0 0x2000>;
- /* placeholder */
+ interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 314>;
+ max-frequency = <200000000>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 314>;
+ status = "disabled";
};
sdhi1: sd at ee120000 {
+ compatible = "renesas,sdhi-r8a774b1",
+ "renesas,rcar-gen3-sdhi";
reg = <0 0xee120000 0 0x2000>;
- /* placeholder */
+ interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 313>;
+ max-frequency = <200000000>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 313>;
+ status = "disabled";
};
sdhi2: sd at ee140000 {
+ compatible = "renesas,sdhi-r8a774b1",
+ "renesas,rcar-gen3-sdhi";
reg = <0 0xee140000 0 0x2000>;
- /* placeholder */
+ interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 312>;
+ max-frequency = <200000000>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 312>;
+ status = "disabled";
};
sdhi3: sd at ee160000 {
+ compatible = "renesas,sdhi-r8a774b1",
+ "renesas,rcar-gen3-sdhi";
reg = <0 0xee160000 0 0x2000>;
- /* placeholder */
+ interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 311>;
+ max-frequency = <200000000>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 311>;
+ status = "disabled";
};
gic: interrupt-controller at f1010000 {
--
2.7.4
next prev parent reply other threads:[~2020-01-29 14:30 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-29 14:29 [cip-dev] [PATCH 4.19.y-cip 00/12] Renesas RZ/G2N extend peripheral support Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 01/12] dt-bindings: spi: sh-msiof: Add r8a774b1 support Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 02/12] dt-bindings: watchdog: Rename bindings documentation file Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 03/12] dt-bindings: watchdog: renesas-wdt: Document r8a774b1 support Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 04/12] arm64: dts: renesas: r8a774b1: Add RWDT node Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 05/12] arm64: dts: renesas: r8a774b1: Add all MSIOF nodes Biju Das
2020-01-30 19:26 ` Pavel Machek
2020-01-30 22:22 ` Prabhakar Mahadev Lad
2020-02-02 18:01 ` Pavel Machek
2020-02-03 8:27 ` Chris Paterson
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 06/12] arm64: dts: renesas: r8a774b1: Add PCIe device nodes Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 07/12] arm64: dts: renesas: hihope-rzg2-ex: Let the board specific DT decide about pciec1 Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 08/12] arm64: dts: renesas: r8a774b1: Add INTC-EX device node Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 09/12] dt-bindings: mmc: renesas_sdhi: Add r8a774b1 support Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 10/12] mmc: renesas_sdhi_internal_dmac: " Biju Das
2020-01-29 14:30 ` Biju Das [this message]
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 12/12] arm64: dts: renesas: r8a774b1-hihope-rzg2n: Enable HS400 mode Biju Das
2020-01-30 22:45 ` [cip-dev] [PATCH 4.19.y-cip 00/12] Renesas RZ/G2N extend peripheral support Pavel Machek
2020-01-31 3:54 ` nobuhiro1.iwamatsu at toshiba.co.jp
2020-01-31 8:49 ` Prabhakar Mahadev Lad
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1580308205-20435-12-git-send-email-biju.das@bp.renesas.com \
--to=biju.das@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.