From: prabhakar.mahadev-lad.rj@bp.renesas.com (Prabhakar Mahadev Lad)
To: cip-dev@lists.cip-project.org
Subject: [cip-dev] [PATCH 4.19.y-cip 05/12] arm64: dts: renesas: r8a774b1: Add all MSIOF nodes
Date: Thu, 30 Jan 2020 22:22:26 +0000 [thread overview]
Message-ID: <OSBPR01MB5160106AB2B733ED6B690860AA040@OSBPR01MB5160.jpnprd01.prod.outlook.com> (raw)
In-Reply-To: <20200130192653.GA6721@duo.ucw.cz>
Hi Pavel,
> -----Original Message-----
> From: cip-dev <cip-dev-bounces@lists.cip-project.org> On Behalf Of Pavel
> Machek
> Sent: 30 January 2020 19:27
> To: Biju Das <biju.das@bp.renesas.com>
> Cc: cip-dev at lists.cip-project.org
> Subject: Re: [cip-dev] [PATCH 4.19.y-cip 05/12] arm64: dts: renesas:
> r8a774b1: Add all MSIOF nodes
>
> On Wed 2020-01-29 14:29:58, Biju Das wrote:
> > From: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
> >
> > commit c88657c4a1ead900cf59d87511d7deee41ed92a5 upstream.
> >
> > Add the device nodes for all MSIOF SPI controllers on the RZ/G2N SoC
> > (a.k.a. r8a774b1).
>
> I googled a bit, and MSIOF SPI seems to be "slave" controller on SPI. But I still
> don't know what "MSIOF" stands for, if anything.
>
"MSIOF" stands for clock-synchronized serial interface with FIFO, this interface supports IIS and
SPI serial formats (master and slave mode). ATM only SPI master mode is supported in mainline
Kernel.
Cheers,
--Prabhakar
> Best regards,
> Pavel
>
> --
> DENX Software Engineering GmbH, Managing Director: Wolfgang Denk
> HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Renesas Electronics Europe GmbH, Geschaeftsfuehrer/President: Carsten Jauch, Sitz der Gesellschaft/Registered office: Duesseldorf, Arcadiastrasse 10, 40472 Duesseldorf, Germany, Handelsregister/Commercial Register: Duesseldorf, HRB 3708 USt-IDNr./Tax identification no.: DE 119353406 WEEE-Reg.-Nr./WEEE reg. no.: DE 14978647
next prev parent reply other threads:[~2020-01-30 22:22 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-29 14:29 [cip-dev] [PATCH 4.19.y-cip 00/12] Renesas RZ/G2N extend peripheral support Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 01/12] dt-bindings: spi: sh-msiof: Add r8a774b1 support Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 02/12] dt-bindings: watchdog: Rename bindings documentation file Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 03/12] dt-bindings: watchdog: renesas-wdt: Document r8a774b1 support Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 04/12] arm64: dts: renesas: r8a774b1: Add RWDT node Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 05/12] arm64: dts: renesas: r8a774b1: Add all MSIOF nodes Biju Das
2020-01-30 19:26 ` Pavel Machek
2020-01-30 22:22 ` Prabhakar Mahadev Lad [this message]
2020-02-02 18:01 ` Pavel Machek
2020-02-03 8:27 ` Chris Paterson
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 06/12] arm64: dts: renesas: r8a774b1: Add PCIe device nodes Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 07/12] arm64: dts: renesas: hihope-rzg2-ex: Let the board specific DT decide about pciec1 Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 08/12] arm64: dts: renesas: r8a774b1: Add INTC-EX device node Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 09/12] dt-bindings: mmc: renesas_sdhi: Add r8a774b1 support Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 10/12] mmc: renesas_sdhi_internal_dmac: " Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 11/12] arm64: dts: renesas: r8a774b1: Add SDHI support Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 12/12] arm64: dts: renesas: r8a774b1-hihope-rzg2n: Enable HS400 mode Biju Das
2020-01-30 22:45 ` [cip-dev] [PATCH 4.19.y-cip 00/12] Renesas RZ/G2N extend peripheral support Pavel Machek
2020-01-31 3:54 ` nobuhiro1.iwamatsu at toshiba.co.jp
2020-01-31 8:49 ` Prabhakar Mahadev Lad
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=OSBPR01MB5160106AB2B733ED6B690860AA040@OSBPR01MB5160.jpnprd01.prod.outlook.com \
--to=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.