From: biju.das@bp.renesas.com (Biju Das)
To: cip-dev@lists.cip-project.org
Subject: [cip-dev] [PATCH 4.19.y-cip 05/12] arm64: dts: renesas: r8a774b1: Add all MSIOF nodes
Date: Wed, 29 Jan 2020 14:29:58 +0000 [thread overview]
Message-ID: <1580308205-20435-6-git-send-email-biju.das@bp.renesas.com> (raw)
In-Reply-To: <1580308205-20435-1-git-send-email-biju.das@bp.renesas.com>
From: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
commit c88657c4a1ead900cf59d87511d7deee41ed92a5 upstream.
Add the device nodes for all MSIOF SPI controllers on the RZ/G2N
SoC (a.k.a. r8a774b1).
Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Link: https://lore.kernel.org/r/1570178133-21532-6-git-send-email-fabrizio.castro at bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
arch/arm64/boot/dts/renesas/r8a774b1.dtsi | 62 +++++++++++++++++++++++++++++++
1 file changed, 62 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
index de904426..aede2b3 100644
--- a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
@@ -650,6 +650,68 @@
status = "disabled";
};
+ msiof0: spi at e6e90000 {
+ compatible = "renesas,msiof-r8a774b1",
+ "renesas,rcar-gen3-msiof";
+ reg = <0 0xe6e90000 0 0x0064>;
+ interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 211>;
+ dmas = <&dmac1 0x41>, <&dmac1 0x40>,
+ <&dmac2 0x41>, <&dmac2 0x40>;
+ dma-names = "tx", "rx", "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 211>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ status = "disabled";
+ };
+
+ msiof1: spi at e6ea0000 {
+ compatible = "renesas,msiof-r8a774b1",
+ "renesas,rcar-gen3-msiof";
+ reg = <0 0xe6ea0000 0 0x0064>;
+ interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 210>;
+ dmas = <&dmac1 0x43>, <&dmac1 0x42>,
+ <&dmac2 0x43>, <&dmac2 0x42>;
+ dma-names = "tx", "rx", "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 210>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ status = "disabled";
+ };
+
+ msiof2: spi at e6c00000 {
+ compatible = "renesas,msiof-r8a774b1",
+ "renesas,rcar-gen3-msiof";
+ reg = <0 0xe6c00000 0 0x0064>;
+ interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 209>;
+ dmas = <&dmac0 0x45>, <&dmac0 0x44>;
+ dma-names = "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 209>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ status = "disabled";
+ };
+
+ msiof3: spi at e6c10000 {
+ compatible = "renesas,msiof-r8a774b1",
+ "renesas,rcar-gen3-msiof";
+ reg = <0 0xe6c10000 0 0x0064>;
+ interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 208>;
+ dmas = <&dmac0 0x47>, <&dmac0 0x46>;
+ dma-names = "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 208>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ status = "disabled";
+ };
+
rcar_sound: sound at ec500000 {
reg = <0 0xec500000 0 0x1000>, /* SCU */
<0 0xec5a0000 0 0x100>, /* ADG */
--
2.7.4
next prev parent reply other threads:[~2020-01-29 14:29 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-29 14:29 [cip-dev] [PATCH 4.19.y-cip 00/12] Renesas RZ/G2N extend peripheral support Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 01/12] dt-bindings: spi: sh-msiof: Add r8a774b1 support Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 02/12] dt-bindings: watchdog: Rename bindings documentation file Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 03/12] dt-bindings: watchdog: renesas-wdt: Document r8a774b1 support Biju Das
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 04/12] arm64: dts: renesas: r8a774b1: Add RWDT node Biju Das
2020-01-29 14:29 ` Biju Das [this message]
2020-01-30 19:26 ` [cip-dev] [PATCH 4.19.y-cip 05/12] arm64: dts: renesas: r8a774b1: Add all MSIOF nodes Pavel Machek
2020-01-30 22:22 ` Prabhakar Mahadev Lad
2020-02-02 18:01 ` Pavel Machek
2020-02-03 8:27 ` Chris Paterson
2020-01-29 14:29 ` [cip-dev] [PATCH 4.19.y-cip 06/12] arm64: dts: renesas: r8a774b1: Add PCIe device nodes Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 07/12] arm64: dts: renesas: hihope-rzg2-ex: Let the board specific DT decide about pciec1 Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 08/12] arm64: dts: renesas: r8a774b1: Add INTC-EX device node Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 09/12] dt-bindings: mmc: renesas_sdhi: Add r8a774b1 support Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 10/12] mmc: renesas_sdhi_internal_dmac: " Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 11/12] arm64: dts: renesas: r8a774b1: Add SDHI support Biju Das
2020-01-29 14:30 ` [cip-dev] [PATCH 4.19.y-cip 12/12] arm64: dts: renesas: r8a774b1-hihope-rzg2n: Enable HS400 mode Biju Das
2020-01-30 22:45 ` [cip-dev] [PATCH 4.19.y-cip 00/12] Renesas RZ/G2N extend peripheral support Pavel Machek
2020-01-31 3:54 ` nobuhiro1.iwamatsu at toshiba.co.jp
2020-01-31 8:49 ` Prabhakar Mahadev Lad
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1580308205-20435-6-git-send-email-biju.das@bp.renesas.com \
--to=biju.das@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.