From: Nipun Gupta <nipun.gupta@amd.com> To: <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <gregkh@linuxfoundation.org>, <rafael@kernel.org>, <maz@kernel.org>, <tglx@linutronix.de> Cc: <okaya@kernel.org>, <harpreet.anand@amd.com>, <michal.simek@amd.com>, <nikhil.agarwal@amd.com>, Nipun Gupta <nipun.gupta@amd.com> Subject: [RFC PATCH 1/2] irqchip: cdx-bus: add cdx-MSI domain with gic-its domain as parent Date: Wed, 3 Aug 2022 17:56:54 +0530 [thread overview] Message-ID: <20220803122655.100254-2-nipun.gupta@amd.com> (raw) In-Reply-To: <20220803122655.100254-1-nipun.gupta@amd.com> Devices on cdx bus are dynamically detected and registered using platform_device_register API. As these devices are not linked to of node they need a separate MSI domain for handling device ID to be provided to the GIC ITS domain. Signed-off-by: Nipun Gupta <nipun.gupta@amd.com> Signed-off-by: Nikhil Agarwal <nikhil.agarwal@amd.com> --- CONFIG_CDX_BUS and device tree bindings for xlnx,cdx-controller-1.0 would be added as part of CDX bus patches drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-gic-v3-its-cdx-msi.c | 113 +++++++++++++++++++++++ include/linux/cdx/cdx.h | 15 +++ 3 files changed, 129 insertions(+) create mode 100644 drivers/irqchip/irq-gic-v3-its-cdx-msi.c create mode 100644 include/linux/cdx/cdx.h diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index 5b67450a9538..623adb8a1f20 100644 --- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -115,3 +115,4 @@ obj-$(CONFIG_WPCM450_AIC) += irq-wpcm450-aic.o obj-$(CONFIG_IRQ_IDT3243X) += irq-idt3243x.o obj-$(CONFIG_APPLE_AIC) += irq-apple-aic.o obj-$(CONFIG_MCHP_EIC) += irq-mchp-eic.o +obj-$(CONFIG_CDX_BUS) += irq-gic-v3-its-cdx-msi.o diff --git a/drivers/irqchip/irq-gic-v3-its-cdx-msi.c b/drivers/irqchip/irq-gic-v3-its-cdx-msi.c new file mode 100644 index 000000000000..eb17b74efdc5 --- /dev/null +++ b/drivers/irqchip/irq-gic-v3-its-cdx-msi.c @@ -0,0 +1,113 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * AMD CDX bus driver MSI support + * + * Copyright(C) 2022 Xilinx Inc. + */ + +#include <linux/irq.h> +#include <linux/msi.h> +#include <linux/of.h> +#include <linux/of_address.h> +#include <linux/of_device.h> +#include <linux/of_irq.h> +#include <linux/cdx/cdx.h> + +static struct irq_chip its_msi_irq_chip = { + .name = "ITS-fMSI", + .irq_mask = irq_chip_mask_parent, + .irq_unmask = irq_chip_unmask_parent, + .irq_eoi = irq_chip_eoi_parent, + .irq_set_affinity = msi_domain_set_affinity +}; + +static int its_cdx_msi_prepare(struct irq_domain *msi_domain, + struct device *dev, + int nvec, msi_alloc_info_t *info) +{ + struct msi_domain_info *msi_info; + struct cdx_device_data *dev_data; + u32 dev_id; + + dev_data = dev->platform_data; + dev_id = dev_data->dev_id; + + /* Set the device Id to be passed to the GIC-ITS */ + info->scratchpad[0].ul = dev_id; + + msi_info = msi_get_domain_info(msi_domain->parent); + + /* Allocate at least 32 MSIs, and always as a power of 2 */ + nvec = max_t(int, 32, roundup_pow_of_two(nvec)); + return msi_info->ops->msi_prepare(msi_domain->parent, dev, nvec, info); +} + +static struct msi_domain_ops its_cdx_msi_ops __ro_after_init = { + .msi_prepare = its_cdx_msi_prepare, +}; + +static struct msi_domain_info its_cdx_msi_domain_info = { + .flags = (MSI_FLAG_USE_DEF_DOM_OPS | MSI_FLAG_USE_DEF_CHIP_OPS), + .ops = &its_cdx_msi_ops, + .chip = &its_msi_irq_chip, +}; + +static const struct of_device_id cdx_device_id[] = { + {.compatible = "xlnx,cdx-controller-1.0", }, + {}, +}; + +struct irq_domain *get_parent(struct fwnode_handle *handle) +{ + return irq_find_matching_fwnode(handle, DOMAIN_BUS_NEXUS); +} + +static void __init its_cdx_msi_init_one(struct device_node *np, + const char *name) +{ + struct irq_domain *parent; + struct irq_domain *cdx_msi_domain; + struct fwnode_handle *fwnode_handle; + struct device_node *parent_node; + + parent_node = of_parse_phandle(np, "msi-parent", 0); + + parent = get_parent(of_node_to_fwnode(parent_node)); + if (!parent || !msi_get_domain_info(parent)) { + pr_err("%s: unable to locate ITS domain\n", name); + return; + } + + fwnode_handle = of_node_to_fwnode(np); + cdx_msi_domain = platform_msi_create_irq_domain(fwnode_handle, + &its_cdx_msi_domain_info, + parent); + if (!cdx_msi_domain) { + pr_err("%s: unable to create cdx bus domain\n", name); + return; + } + + pr_info("cdx bus MSI: %s domain created\n", name); +} + +static void __init its_cdx_of_msi_init(void) +{ + struct device_node *np; + + for (np = of_find_matching_node(NULL, cdx_device_id); np; + np = of_find_matching_node(np, cdx_device_id)) { + if (!of_device_is_available(np)) + continue; + + its_cdx_msi_init_one(np, np->full_name); + } +} + +static int __init its_cdx_msi_init(void) +{ + its_cdx_of_msi_init(); + + return 0; +} + +early_initcall(its_cdx_msi_init); diff --git a/include/linux/cdx/cdx.h b/include/linux/cdx/cdx.h new file mode 100644 index 000000000000..244ad721771d --- /dev/null +++ b/include/linux/cdx/cdx.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * AMD CDX bus public interface + * + * Copyright(C) 2022 Xilinx Inc. + */ + +#ifndef _CDX_H_ +#define _CDX_H_ + +struct cdx_device_data { + int dev_id; +}; + +#endif /* _CDX_H_ */ -- 2.25.1
WARNING: multiple messages have this Message-ID (diff)
From: Nipun Gupta <nipun.gupta@amd.com> To: <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <gregkh@linuxfoundation.org>, <rafael@kernel.org>, <maz@kernel.org>, <tglx@linutronix.de> Cc: <okaya@kernel.org>, <harpreet.anand@amd.com>, <michal.simek@amd.com>, <nikhil.agarwal@amd.com>, Nipun Gupta <nipun.gupta@amd.com> Subject: [RFC PATCH 1/2] irqchip: cdx-bus: add cdx-MSI domain with gic-its domain as parent Date: Wed, 3 Aug 2022 17:56:54 +0530 [thread overview] Message-ID: <20220803122655.100254-2-nipun.gupta@amd.com> (raw) In-Reply-To: <20220803122655.100254-1-nipun.gupta@amd.com> Devices on cdx bus are dynamically detected and registered using platform_device_register API. As these devices are not linked to of node they need a separate MSI domain for handling device ID to be provided to the GIC ITS domain. Signed-off-by: Nipun Gupta <nipun.gupta@amd.com> Signed-off-by: Nikhil Agarwal <nikhil.agarwal@amd.com> --- CONFIG_CDX_BUS and device tree bindings for xlnx,cdx-controller-1.0 would be added as part of CDX bus patches drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-gic-v3-its-cdx-msi.c | 113 +++++++++++++++++++++++ include/linux/cdx/cdx.h | 15 +++ 3 files changed, 129 insertions(+) create mode 100644 drivers/irqchip/irq-gic-v3-its-cdx-msi.c create mode 100644 include/linux/cdx/cdx.h diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index 5b67450a9538..623adb8a1f20 100644 --- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -115,3 +115,4 @@ obj-$(CONFIG_WPCM450_AIC) += irq-wpcm450-aic.o obj-$(CONFIG_IRQ_IDT3243X) += irq-idt3243x.o obj-$(CONFIG_APPLE_AIC) += irq-apple-aic.o obj-$(CONFIG_MCHP_EIC) += irq-mchp-eic.o +obj-$(CONFIG_CDX_BUS) += irq-gic-v3-its-cdx-msi.o diff --git a/drivers/irqchip/irq-gic-v3-its-cdx-msi.c b/drivers/irqchip/irq-gic-v3-its-cdx-msi.c new file mode 100644 index 000000000000..eb17b74efdc5 --- /dev/null +++ b/drivers/irqchip/irq-gic-v3-its-cdx-msi.c @@ -0,0 +1,113 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * AMD CDX bus driver MSI support + * + * Copyright(C) 2022 Xilinx Inc. + */ + +#include <linux/irq.h> +#include <linux/msi.h> +#include <linux/of.h> +#include <linux/of_address.h> +#include <linux/of_device.h> +#include <linux/of_irq.h> +#include <linux/cdx/cdx.h> + +static struct irq_chip its_msi_irq_chip = { + .name = "ITS-fMSI", + .irq_mask = irq_chip_mask_parent, + .irq_unmask = irq_chip_unmask_parent, + .irq_eoi = irq_chip_eoi_parent, + .irq_set_affinity = msi_domain_set_affinity +}; + +static int its_cdx_msi_prepare(struct irq_domain *msi_domain, + struct device *dev, + int nvec, msi_alloc_info_t *info) +{ + struct msi_domain_info *msi_info; + struct cdx_device_data *dev_data; + u32 dev_id; + + dev_data = dev->platform_data; + dev_id = dev_data->dev_id; + + /* Set the device Id to be passed to the GIC-ITS */ + info->scratchpad[0].ul = dev_id; + + msi_info = msi_get_domain_info(msi_domain->parent); + + /* Allocate at least 32 MSIs, and always as a power of 2 */ + nvec = max_t(int, 32, roundup_pow_of_two(nvec)); + return msi_info->ops->msi_prepare(msi_domain->parent, dev, nvec, info); +} + +static struct msi_domain_ops its_cdx_msi_ops __ro_after_init = { + .msi_prepare = its_cdx_msi_prepare, +}; + +static struct msi_domain_info its_cdx_msi_domain_info = { + .flags = (MSI_FLAG_USE_DEF_DOM_OPS | MSI_FLAG_USE_DEF_CHIP_OPS), + .ops = &its_cdx_msi_ops, + .chip = &its_msi_irq_chip, +}; + +static const struct of_device_id cdx_device_id[] = { + {.compatible = "xlnx,cdx-controller-1.0", }, + {}, +}; + +struct irq_domain *get_parent(struct fwnode_handle *handle) +{ + return irq_find_matching_fwnode(handle, DOMAIN_BUS_NEXUS); +} + +static void __init its_cdx_msi_init_one(struct device_node *np, + const char *name) +{ + struct irq_domain *parent; + struct irq_domain *cdx_msi_domain; + struct fwnode_handle *fwnode_handle; + struct device_node *parent_node; + + parent_node = of_parse_phandle(np, "msi-parent", 0); + + parent = get_parent(of_node_to_fwnode(parent_node)); + if (!parent || !msi_get_domain_info(parent)) { + pr_err("%s: unable to locate ITS domain\n", name); + return; + } + + fwnode_handle = of_node_to_fwnode(np); + cdx_msi_domain = platform_msi_create_irq_domain(fwnode_handle, + &its_cdx_msi_domain_info, + parent); + if (!cdx_msi_domain) { + pr_err("%s: unable to create cdx bus domain\n", name); + return; + } + + pr_info("cdx bus MSI: %s domain created\n", name); +} + +static void __init its_cdx_of_msi_init(void) +{ + struct device_node *np; + + for (np = of_find_matching_node(NULL, cdx_device_id); np; + np = of_find_matching_node(np, cdx_device_id)) { + if (!of_device_is_available(np)) + continue; + + its_cdx_msi_init_one(np, np->full_name); + } +} + +static int __init its_cdx_msi_init(void) +{ + its_cdx_of_msi_init(); + + return 0; +} + +early_initcall(its_cdx_msi_init); diff --git a/include/linux/cdx/cdx.h b/include/linux/cdx/cdx.h new file mode 100644 index 000000000000..244ad721771d --- /dev/null +++ b/include/linux/cdx/cdx.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * AMD CDX bus public interface + * + * Copyright(C) 2022 Xilinx Inc. + */ + +#ifndef _CDX_H_ +#define _CDX_H_ + +struct cdx_device_data { + int dev_id; +}; + +#endif /* _CDX_H_ */ -- 2.25.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2022-08-03 12:27 UTC|newest] Thread overview: 198+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-08-03 12:26 [RFC PATCH 0/2] add support for CDX bus MSI domain Nipun Gupta 2022-08-03 12:26 ` Nipun Gupta 2022-08-03 12:26 ` Nipun Gupta [this message] 2022-08-03 12:26 ` [RFC PATCH 1/2] irqchip: cdx-bus: add cdx-MSI domain with gic-its domain as parent Nipun Gupta 2022-08-03 12:33 ` Greg KH 2022-08-03 12:33 ` Greg KH 2022-08-03 12:37 ` Gupta, Nipun 2022-08-03 12:37 ` Gupta, Nipun 2022-08-04 8:49 ` Marc Zyngier 2022-08-04 8:49 ` Marc Zyngier 2022-08-04 9:18 ` Gupta, Nipun 2022-08-04 9:18 ` Gupta, Nipun 2022-08-04 10:38 ` Marc Zyngier 2022-08-04 12:11 ` Gupta, Nipun 2022-08-04 12:11 ` Gupta, Nipun 2022-08-03 12:26 ` [RFC PATCH 2/2] driver core: add compatible string in sysfs for platform devices Nipun Gupta 2022-08-03 12:26 ` Nipun Gupta 2022-08-03 12:31 ` Greg KH 2022-08-03 12:31 ` Greg KH 2022-08-03 12:46 ` Gupta, Nipun 2022-08-03 12:46 ` Gupta, Nipun 2022-08-03 14:16 ` [RFC PATCH 0/2] add support for CDX bus MSI domain Robin Murphy 2022-08-03 14:16 ` Robin Murphy 2022-08-04 4:23 ` Gupta, Nipun 2022-08-04 4:23 ` Gupta, Nipun 2022-08-17 16:00 ` Jason Gunthorpe 2022-08-17 16:00 ` Jason Gunthorpe 2022-08-17 15:05 ` [RFC PATCH v2 0/6] add support for CDX bus controller Nipun Gupta 2022-08-17 15:05 ` [RFC PATCH v2 1/6] Documentation: DT: Add entry for CDX controller Nipun Gupta 2022-08-18 9:54 ` Krzysztof Kozlowski 2022-08-18 9:59 ` Krzysztof Kozlowski 2022-09-05 14:05 ` Gupta, Nipun 2022-09-06 6:55 ` Krzysztof Kozlowski 2022-09-06 7:03 ` Gupta, Nipun 2022-09-06 7:20 ` Krzysztof Kozlowski 2022-08-17 15:05 ` [RFC PATCH v2 2/6] bus/cdx: add the cdx bus driver Nipun Gupta 2022-08-17 15:32 ` Greg KH 2022-08-17 15:46 ` Marc Zyngier 2022-08-22 13:21 ` Gupta, Nipun 2022-08-22 13:29 ` Greg KH 2022-08-24 8:50 ` Gupta, Nipun 2022-08-24 12:11 ` Greg KH 2022-08-24 23:31 ` Jason Gunthorpe 2022-08-25 18:38 ` Saravana Kannan 2022-08-25 19:57 ` Robin Murphy 2022-08-26 0:08 ` Jason Gunthorpe 2022-08-29 4:49 ` Gupta, Nipun 2022-08-29 4:49 ` Gupta, Nipun 2022-08-29 15:31 ` Jason Gunthorpe 2022-08-30 7:06 ` Gupta, Nipun 2022-08-30 11:25 ` Robin Murphy 2022-08-30 13:01 ` Jason Gunthorpe 2022-08-30 13:12 ` Gupta, Nipun 2022-08-17 15:05 ` [RFC PATCH v2 3/6] bus/cdx: add cdx-MSI domain with gic-its domain as parent Nipun Gupta 2022-08-17 15:33 ` Greg KH 2022-08-17 15:05 ` [RFC PATCH v2 4/6] bus/cdx: add rescan and reset support Nipun Gupta 2022-08-17 15:05 ` [RFC PATCH v2 5/6] vfio: platform: reset: add reset for cdx devices Nipun Gupta 2022-08-17 15:05 ` [RFC PATCH v2 6/6] driver core: add compatible string in sysfs for platform devices Nipun Gupta 2022-08-17 15:30 ` Greg KH 2022-08-17 16:04 ` Saravana Kannan 2022-09-05 13:54 ` Gupta, Nipun 2022-09-06 13:47 ` [RFC PATCH v3 0/7] add support for CDX bus Nipun Gupta 2022-09-06 13:47 ` Nipun Gupta 2022-09-06 13:47 ` [RFC PATCH v3 1/7] dt-bindings: bus: add CDX bus device tree bindings Nipun Gupta 2022-09-06 13:47 ` Nipun Gupta 2022-09-06 17:46 ` Rob Herring 2022-09-06 17:46 ` Rob Herring 2022-09-07 3:13 ` Gupta, Nipun 2022-09-07 3:13 ` Gupta, Nipun 2022-09-08 10:51 ` Krzysztof Kozlowski 2022-09-08 10:51 ` Krzysztof Kozlowski 2022-09-06 13:47 ` [RFC PATCH v3 2/7] bus/cdx: add the cdx bus driver Nipun Gupta 2022-09-06 13:47 ` Nipun Gupta 2022-09-07 0:32 ` Saravana Kannan 2022-09-07 0:32 ` Saravana Kannan 2022-09-07 3:21 ` Gupta, Nipun 2022-09-07 3:21 ` Gupta, Nipun 2022-09-07 18:06 ` Saravana Kannan 2022-09-07 18:06 ` Saravana Kannan 2022-09-07 12:32 ` Greg KH 2022-09-07 12:32 ` Greg KH 2022-09-08 13:29 ` Gupta, Nipun 2022-09-08 13:29 ` Gupta, Nipun 2022-09-06 13:47 ` [RFC PATCH v3 3/7] iommu/arm-smmu-v3: support ops registration for CDX bus Nipun Gupta 2022-09-06 13:47 ` Nipun Gupta 2022-09-07 0:10 ` Saravana Kannan 2022-09-07 0:10 ` Saravana Kannan 2022-09-07 3:17 ` Gupta, Nipun 2022-09-07 3:17 ` Gupta, Nipun 2022-09-07 8:27 ` Robin Murphy 2022-09-07 8:27 ` Robin Murphy 2022-09-07 18:24 ` Saravana Kannan 2022-09-07 18:24 ` Saravana Kannan 2022-09-07 20:40 ` Robin Murphy 2022-09-07 20:40 ` Robin Murphy 2022-09-08 0:14 ` Saravana Kannan 2022-09-08 0:14 ` Saravana Kannan 2022-09-06 13:47 ` [RFC PATCH v3 4/7] bus/cdx: add cdx-MSI domain with gic-its domain as parent Nipun Gupta 2022-09-06 13:47 ` Nipun Gupta 2022-09-06 17:19 ` Jason Gunthorpe 2022-09-06 17:19 ` Jason Gunthorpe 2022-09-07 11:17 ` Marc Zyngier 2022-09-07 11:17 ` Marc Zyngier 2022-09-07 11:33 ` Robin Murphy 2022-09-07 11:33 ` Robin Murphy 2022-09-07 12:14 ` Marc Zyngier 2022-09-07 12:14 ` Marc Zyngier 2022-09-07 11:35 ` Radovanovic, Aleksandar 2022-09-07 11:35 ` Radovanovic, Aleksandar 2022-09-07 12:32 ` Marc Zyngier 2022-09-07 13:18 ` Radovanovic, Aleksandar 2022-09-07 13:18 ` Radovanovic, Aleksandar 2022-09-08 8:08 ` Marc Zyngier 2022-09-08 9:51 ` Radovanovic, Aleksandar 2022-09-08 9:51 ` Radovanovic, Aleksandar 2022-09-08 11:49 ` Robin Murphy 2022-09-08 11:49 ` Robin Murphy 2022-09-08 14:18 ` Marc Zyngier 2022-09-07 13:18 ` Marc Zyngier 2022-09-07 13:18 ` Marc Zyngier 2022-09-08 14:13 ` Gupta, Nipun 2022-09-08 14:13 ` Gupta, Nipun 2022-09-08 14:29 ` Marc Zyngier 2022-09-09 6:32 ` Gupta, Nipun 2022-09-09 6:32 ` Gupta, Nipun 2022-10-12 10:04 ` Gupta, Nipun 2022-10-12 10:04 ` Gupta, Nipun 2022-10-12 10:34 ` Radovanovic, Aleksandar 2022-10-12 10:34 ` Radovanovic, Aleksandar 2022-10-12 13:02 ` Jason Gunthorpe 2022-10-12 13:02 ` Jason Gunthorpe 2022-10-12 13:37 ` Radovanovic, Aleksandar 2022-10-12 13:37 ` Radovanovic, Aleksandar 2022-10-12 14:38 ` Jason Gunthorpe 2022-10-12 14:38 ` Jason Gunthorpe 2022-10-12 15:09 ` Radovanovic, Aleksandar 2022-10-12 15:09 ` Radovanovic, Aleksandar 2022-10-13 12:43 ` Jason Gunthorpe 2022-10-13 12:43 ` Jason Gunthorpe 2022-10-14 11:18 ` Radovanovic, Aleksandar 2022-10-14 11:18 ` Radovanovic, Aleksandar 2022-10-14 11:54 ` gregkh 2022-10-14 11:54 ` gregkh 2022-10-14 12:13 ` Radovanovic, Aleksandar 2022-10-14 12:13 ` Radovanovic, Aleksandar 2022-10-14 13:46 ` gregkh 2022-10-14 13:46 ` gregkh 2022-10-14 13:58 ` Jason Gunthorpe 2022-10-14 13:58 ` Jason Gunthorpe 2022-09-06 13:47 ` [RFC PATCH v3 5/7] bus/cdx: add bus and device attributes Nipun Gupta 2022-09-06 13:47 ` Nipun Gupta 2022-09-06 13:48 ` [RFC PATCH v3 6/7] vfio/cdx: add support for CDX bus Nipun Gupta 2022-09-06 13:48 ` Nipun Gupta 2022-09-06 17:20 ` Jason Gunthorpe 2022-09-06 17:20 ` Jason Gunthorpe 2022-09-06 17:23 ` Gupta, Nipun 2022-09-06 17:23 ` Gupta, Nipun 2022-09-06 13:48 ` [RFC PATCH v3 7/7] vfio/cdx: add interrupt support Nipun Gupta 2022-09-06 13:48 ` Nipun Gupta 2022-10-14 4:40 ` [RFC PATCH v4 0/8] add support for CDX bus Nipun Gupta 2022-10-14 4:40 ` Nipun Gupta 2022-10-14 4:40 ` [RFC PATCH v4 1/8] dt-bindings: bus: add CDX bus device tree bindings Nipun Gupta 2022-10-14 4:40 ` Nipun Gupta 2022-10-14 14:17 ` Rob Herring 2022-10-14 14:17 ` Rob Herring 2022-10-17 10:18 ` Gupta, Nipun 2022-10-17 10:18 ` Gupta, Nipun 2022-10-14 4:40 ` [RFC PATCH v4 2/8] bus/cdx: add the cdx bus driver Nipun Gupta 2022-10-14 4:40 ` Nipun Gupta 2022-10-14 7:15 ` Greg KH 2022-10-14 7:15 ` Greg KH 2022-10-14 8:12 ` Gupta, Nipun 2022-10-14 8:12 ` Gupta, Nipun 2022-10-14 7:18 ` Greg KH 2022-10-14 7:18 ` Greg KH 2022-10-14 8:20 ` Gupta, Nipun 2022-10-14 8:20 ` Gupta, Nipun 2022-10-14 4:40 ` [RFC PATCH v4 3/8] iommu/arm-smmu-v3: support ops registration for CDX bus Nipun Gupta 2022-10-14 4:40 ` Nipun Gupta 2022-10-14 4:51 ` Gupta, Nipun 2022-10-14 4:51 ` Gupta, Nipun 2022-10-14 4:40 ` [RFC PATCH v4 4/8] bux/cdx: support dma configuration for CDX devices Nipun Gupta 2022-10-14 4:40 ` Nipun Gupta 2022-10-14 4:40 ` [RFC PATCH v4 5/8] bus/cdx: add bus and device attributes Nipun Gupta 2022-10-14 4:40 ` Nipun Gupta 2022-10-14 4:40 ` [RFC PATCH v4 6/8] irq/msi: use implicit msi domain for alloc and free Nipun Gupta 2022-10-14 4:40 ` Nipun Gupta 2022-10-14 4:40 ` [RFC PATCH v4 7/8] bus/cdx: add cdx-MSI domain with gic-its domain as parent Nipun Gupta 2022-10-14 4:40 ` Nipun Gupta 2022-10-17 13:08 ` kernel test robot 2022-11-17 19:10 ` Thomas Gleixner 2022-11-17 19:10 ` Thomas Gleixner 2022-10-14 4:40 ` [RFC PATCH v4 8/8] bus/cdx: add cdx controller Nipun Gupta 2022-10-14 4:40 ` Nipun Gupta 2022-10-14 14:10 ` [RFC PATCH v4 0/8] add support for CDX bus Rob Herring 2022-10-14 14:10 ` Rob Herring 2022-10-17 10:08 ` Gupta, Nipun 2022-10-17 10:08 ` Gupta, Nipun
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20220803122655.100254-2-nipun.gupta@amd.com \ --to=nipun.gupta@amd.com \ --cc=gregkh@linuxfoundation.org \ --cc=harpreet.anand@amd.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=maz@kernel.org \ --cc=michal.simek@amd.com \ --cc=nikhil.agarwal@amd.com \ --cc=okaya@kernel.org \ --cc=rafael@kernel.org \ --cc=tglx@linutronix.de \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.