From: Varshini Rajendran <varshini.rajendran@microchip.com> To: <mturquette@baylibre.com>, <sboyd@kernel.org>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <claudiu.beznea@tuxon.dev>, <varshini.rajendran@microchip.com>, <mripard@kernel.org>, <linux-clk@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org> Subject: [PATCH v4 23/39] clk: at91: clk-sam9x60-pll: re-factor to support individual core freq outputs Date: Fri, 23 Feb 2024 22:57:50 +0530 [thread overview] Message-ID: <20240223172750.672745-1-varshini.rajendran@microchip.com> (raw) In-Reply-To: <20240223171342.669133-1-varshini.rajendran@microchip.com> SAM9X7 SoC family supports different core output frequencies for different PLL IDs. To handle the same in the PLL driver, a separate parameter core_output is added. The sam9x60 and sama7g5 SoC PMC drivers are aligned to the PLL driver by adding the core output freq range in the PLL characteristics configurations. Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com> --- drivers/clk/at91/clk-sam9x60-pll.c | 12 ++++++------ drivers/clk/at91/pmc.h | 1 + drivers/clk/at91/sam9x60.c | 7 +++++++ drivers/clk/at91/sama7g5.c | 7 +++++++ 4 files changed, 21 insertions(+), 6 deletions(-) diff --git a/drivers/clk/at91/clk-sam9x60-pll.c b/drivers/clk/at91/clk-sam9x60-pll.c index ff65f7b916f0..b0314dfd7393 100644 --- a/drivers/clk/at91/clk-sam9x60-pll.c +++ b/drivers/clk/at91/clk-sam9x60-pll.c @@ -23,9 +23,6 @@ #define UPLL_DIV 2 #define PLL_MUL_MAX (FIELD_GET(PMC_PLL_CTRL1_MUL_MSK, UINT_MAX) + 1) -#define FCORE_MIN (600000000) -#define FCORE_MAX (1200000000) - #define PLL_MAX_ID 7 struct sam9x60_pll_core { @@ -194,7 +191,8 @@ static long sam9x60_frac_pll_compute_mul_frac(struct sam9x60_pll_core *core, unsigned long nmul = 0; unsigned long nfrac = 0; - if (rate < FCORE_MIN || rate > FCORE_MAX) + if (rate < core->characteristics->core_output[0].min || + rate > core->characteristics->core_output[0].max) return -ERANGE; /* @@ -214,7 +212,8 @@ static long sam9x60_frac_pll_compute_mul_frac(struct sam9x60_pll_core *core, } /* Check if resulted rate is a valid. */ - if (tmprate < FCORE_MIN || tmprate > FCORE_MAX) + if (tmprate < core->characteristics->core_output[0].min || + tmprate > core->characteristics->core_output[0].max) return -ERANGE; if (update) { @@ -669,7 +668,8 @@ sam9x60_clk_register_frac_pll(struct regmap *regmap, spinlock_t *lock, goto free; } - ret = sam9x60_frac_pll_compute_mul_frac(&frac->core, FCORE_MIN, + ret = sam9x60_frac_pll_compute_mul_frac(&frac->core, + characteristics->core_output[0].min, parent_rate, true); if (ret < 0) { hw = ERR_PTR(ret); diff --git a/drivers/clk/at91/pmc.h b/drivers/clk/at91/pmc.h index 0f52e80bcd49..bb9da35198d9 100644 --- a/drivers/clk/at91/pmc.h +++ b/drivers/clk/at91/pmc.h @@ -75,6 +75,7 @@ struct clk_pll_characteristics { struct clk_range input; int num_output; const struct clk_range *output; + const struct clk_range *core_output; u16 *icpll; u8 *out; u8 upll : 1; diff --git a/drivers/clk/at91/sam9x60.c b/drivers/clk/at91/sam9x60.c index e309cbf3cb9a..db6db9e2073e 100644 --- a/drivers/clk/at91/sam9x60.c +++ b/drivers/clk/at91/sam9x60.c @@ -26,10 +26,16 @@ static const struct clk_range plla_outputs[] = { { .min = 2343750, .max = 1200000000 }, }; +/* Fractional PLL core output range. */ +static const struct clk_range core_outputs[] = { + { .min = 600000000, .max = 1200000000 }, +}; + static const struct clk_pll_characteristics plla_characteristics = { .input = { .min = 12000000, .max = 48000000 }, .num_output = ARRAY_SIZE(plla_outputs), .output = plla_outputs, + .core_output = core_outputs, }; static const struct clk_range upll_outputs[] = { @@ -40,6 +46,7 @@ static const struct clk_pll_characteristics upll_characteristics = { .input = { .min = 12000000, .max = 48000000 }, .num_output = ARRAY_SIZE(upll_outputs), .output = upll_outputs, + .core_output = core_outputs, .upll = true, }; diff --git a/drivers/clk/at91/sama7g5.c b/drivers/clk/at91/sama7g5.c index 91b5c6f14819..e6eb5afba93d 100644 --- a/drivers/clk/at91/sama7g5.c +++ b/drivers/clk/at91/sama7g5.c @@ -116,11 +116,17 @@ static const struct clk_range pll_outputs[] = { { .min = 2343750, .max = 1200000000 }, }; +/* Fractional PLL core output range. */ +static const struct clk_range core_outputs[] = { + { .min = 600000000, .max = 1200000000 }, +}; + /* CPU PLL characteristics. */ static const struct clk_pll_characteristics cpu_pll_characteristics = { .input = { .min = 12000000, .max = 50000000 }, .num_output = ARRAY_SIZE(cpu_pll_outputs), .output = cpu_pll_outputs, + .core_output = core_outputs, }; /* PLL characteristics. */ @@ -128,6 +134,7 @@ static const struct clk_pll_characteristics pll_characteristics = { .input = { .min = 12000000, .max = 50000000 }, .num_output = ARRAY_SIZE(pll_outputs), .output = pll_outputs, + .core_output = core_outputs, }; /* -- 2.25.1
WARNING: multiple messages have this Message-ID (diff)
From: Varshini Rajendran <varshini.rajendran@microchip.com> To: <mturquette@baylibre.com>, <sboyd@kernel.org>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <claudiu.beznea@tuxon.dev>, <varshini.rajendran@microchip.com>, <mripard@kernel.org>, <linux-clk@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org> Subject: [PATCH v4 23/39] clk: at91: clk-sam9x60-pll: re-factor to support individual core freq outputs Date: Fri, 23 Feb 2024 22:57:50 +0530 [thread overview] Message-ID: <20240223172750.672745-1-varshini.rajendran@microchip.com> (raw) In-Reply-To: <20240223171342.669133-1-varshini.rajendran@microchip.com> SAM9X7 SoC family supports different core output frequencies for different PLL IDs. To handle the same in the PLL driver, a separate parameter core_output is added. The sam9x60 and sama7g5 SoC PMC drivers are aligned to the PLL driver by adding the core output freq range in the PLL characteristics configurations. Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com> --- drivers/clk/at91/clk-sam9x60-pll.c | 12 ++++++------ drivers/clk/at91/pmc.h | 1 + drivers/clk/at91/sam9x60.c | 7 +++++++ drivers/clk/at91/sama7g5.c | 7 +++++++ 4 files changed, 21 insertions(+), 6 deletions(-) diff --git a/drivers/clk/at91/clk-sam9x60-pll.c b/drivers/clk/at91/clk-sam9x60-pll.c index ff65f7b916f0..b0314dfd7393 100644 --- a/drivers/clk/at91/clk-sam9x60-pll.c +++ b/drivers/clk/at91/clk-sam9x60-pll.c @@ -23,9 +23,6 @@ #define UPLL_DIV 2 #define PLL_MUL_MAX (FIELD_GET(PMC_PLL_CTRL1_MUL_MSK, UINT_MAX) + 1) -#define FCORE_MIN (600000000) -#define FCORE_MAX (1200000000) - #define PLL_MAX_ID 7 struct sam9x60_pll_core { @@ -194,7 +191,8 @@ static long sam9x60_frac_pll_compute_mul_frac(struct sam9x60_pll_core *core, unsigned long nmul = 0; unsigned long nfrac = 0; - if (rate < FCORE_MIN || rate > FCORE_MAX) + if (rate < core->characteristics->core_output[0].min || + rate > core->characteristics->core_output[0].max) return -ERANGE; /* @@ -214,7 +212,8 @@ static long sam9x60_frac_pll_compute_mul_frac(struct sam9x60_pll_core *core, } /* Check if resulted rate is a valid. */ - if (tmprate < FCORE_MIN || tmprate > FCORE_MAX) + if (tmprate < core->characteristics->core_output[0].min || + tmprate > core->characteristics->core_output[0].max) return -ERANGE; if (update) { @@ -669,7 +668,8 @@ sam9x60_clk_register_frac_pll(struct regmap *regmap, spinlock_t *lock, goto free; } - ret = sam9x60_frac_pll_compute_mul_frac(&frac->core, FCORE_MIN, + ret = sam9x60_frac_pll_compute_mul_frac(&frac->core, + characteristics->core_output[0].min, parent_rate, true); if (ret < 0) { hw = ERR_PTR(ret); diff --git a/drivers/clk/at91/pmc.h b/drivers/clk/at91/pmc.h index 0f52e80bcd49..bb9da35198d9 100644 --- a/drivers/clk/at91/pmc.h +++ b/drivers/clk/at91/pmc.h @@ -75,6 +75,7 @@ struct clk_pll_characteristics { struct clk_range input; int num_output; const struct clk_range *output; + const struct clk_range *core_output; u16 *icpll; u8 *out; u8 upll : 1; diff --git a/drivers/clk/at91/sam9x60.c b/drivers/clk/at91/sam9x60.c index e309cbf3cb9a..db6db9e2073e 100644 --- a/drivers/clk/at91/sam9x60.c +++ b/drivers/clk/at91/sam9x60.c @@ -26,10 +26,16 @@ static const struct clk_range plla_outputs[] = { { .min = 2343750, .max = 1200000000 }, }; +/* Fractional PLL core output range. */ +static const struct clk_range core_outputs[] = { + { .min = 600000000, .max = 1200000000 }, +}; + static const struct clk_pll_characteristics plla_characteristics = { .input = { .min = 12000000, .max = 48000000 }, .num_output = ARRAY_SIZE(plla_outputs), .output = plla_outputs, + .core_output = core_outputs, }; static const struct clk_range upll_outputs[] = { @@ -40,6 +46,7 @@ static const struct clk_pll_characteristics upll_characteristics = { .input = { .min = 12000000, .max = 48000000 }, .num_output = ARRAY_SIZE(upll_outputs), .output = upll_outputs, + .core_output = core_outputs, .upll = true, }; diff --git a/drivers/clk/at91/sama7g5.c b/drivers/clk/at91/sama7g5.c index 91b5c6f14819..e6eb5afba93d 100644 --- a/drivers/clk/at91/sama7g5.c +++ b/drivers/clk/at91/sama7g5.c @@ -116,11 +116,17 @@ static const struct clk_range pll_outputs[] = { { .min = 2343750, .max = 1200000000 }, }; +/* Fractional PLL core output range. */ +static const struct clk_range core_outputs[] = { + { .min = 600000000, .max = 1200000000 }, +}; + /* CPU PLL characteristics. */ static const struct clk_pll_characteristics cpu_pll_characteristics = { .input = { .min = 12000000, .max = 50000000 }, .num_output = ARRAY_SIZE(cpu_pll_outputs), .output = cpu_pll_outputs, + .core_output = core_outputs, }; /* PLL characteristics. */ @@ -128,6 +134,7 @@ static const struct clk_pll_characteristics pll_characteristics = { .input = { .min = 12000000, .max = 50000000 }, .num_output = ARRAY_SIZE(pll_outputs), .output = pll_outputs, + .core_output = core_outputs, }; /* -- 2.25.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2024-02-23 17:28 UTC|newest] Thread overview: 179+ messages / expand[flat|nested] mbox.gz Atom feed top 2024-02-23 17:13 [PATCH v4 00/39] Add support for sam9x7 SoC family Varshini Rajendran 2024-02-23 17:13 ` Varshini Rajendran 2024-02-23 17:22 ` [PATCH v4 01/39] dt-bindings: net: cdns,macb: add sam9x7 ethernet interface Varshini Rajendran 2024-02-23 17:22 ` [PATCH v4 02/39] dt-bindings: atmel-sysreg: add sam9x7 Varshini Rajendran 2024-02-23 17:22 ` Varshini Rajendran 2024-02-23 17:23 ` [PATCH v4 03/39] dt-bindings: crypto: add sam9x7 in Atmel AES Varshini Rajendran 2024-02-23 17:23 ` Varshini Rajendran 2024-02-26 9:18 ` Tudor Ambarus 2024-02-26 9:18 ` Tudor Ambarus 2024-02-23 17:23 ` [PATCH v4 04/39] dt-bindings: crypto: add sam9x7 in Atmel SHA Varshini Rajendran 2024-02-23 17:23 ` Varshini Rajendran 2024-02-26 9:23 ` Tudor Ambarus 2024-02-26 9:23 ` Tudor Ambarus 2024-02-23 17:24 ` [PATCH v4 05/39] dt-bindings: crypto: add sam9x7 in Atmel TDES Varshini Rajendran 2024-02-23 17:24 ` Varshini Rajendran 2024-02-24 19:50 ` Conor Dooley 2024-02-24 19:50 ` Conor Dooley 2024-02-26 9:24 ` Tudor Ambarus 2024-02-26 9:24 ` Tudor Ambarus 2024-02-23 17:24 ` [PATCH v4 06/39] dt-bindings: i2c: at91: Add sam9x7 compatible string Varshini Rajendran 2024-02-23 17:24 ` Varshini Rajendran 2024-02-24 19:49 ` Conor Dooley 2024-02-24 19:49 ` Conor Dooley 2024-02-23 17:25 ` [PATCH v4 07/39] dt-bindings: atmel-ssc: add microchip,sam9x7-ssc Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-23 17:25 ` [PATCH v4 08/39] dt-bindings: atmel-nand: add microchip,sam9x7-pmecc Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-24 19:50 ` Conor Dooley 2024-02-24 19:50 ` Conor Dooley 2024-02-24 19:50 ` Conor Dooley 2024-02-26 10:43 ` Miquel Raynal 2024-02-26 10:43 ` Miquel Raynal 2024-02-26 10:43 ` Miquel Raynal 2024-02-23 17:25 ` [PATCH v4 09/39] dt-bindings: pinctrl: at91: add sam9x7 Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-29 13:41 ` Linus Walleij 2024-02-29 13:41 ` Linus Walleij 2024-02-23 17:25 ` [PATCH v4 10/39] dt-bindings: rng: atmel,at91-trng: add sam9x7 TRNG Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-23 17:25 ` [PATCH v4 11/39] dt-bindings: rtt: at91rm9260: add sam9x7 compatible Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-24 19:51 ` Conor Dooley 2024-02-24 19:51 ` Conor Dooley 2024-02-29 21:27 ` (subset) " Alexandre Belloni 2024-02-29 21:27 ` Alexandre Belloni 2024-02-23 17:25 ` [PATCH v4 12/39] dt-bindings: serial: atmel,at91-usart: add compatible for sam9x7 Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-24 20:02 ` Conor Dooley 2024-02-24 20:02 ` Conor Dooley 2024-02-28 7:03 ` Varshini.Rajendran 2024-02-28 7:03 ` Varshini.Rajendran 2024-02-28 11:49 ` Conor Dooley 2024-02-28 11:49 ` Conor Dooley 2024-02-29 8:55 ` Varshini.Rajendran 2024-02-29 8:55 ` Varshini.Rajendran 2024-02-29 18:26 ` Conor Dooley 2024-02-29 18:26 ` Conor Dooley 2024-02-23 17:26 ` [PATCH v4 13/39] ASoC: dt-bindings: atmel-classd: add sam9x7 compatible Varshini Rajendran 2024-02-23 17:26 ` Varshini Rajendran 2024-02-24 19:48 ` Conor Dooley 2024-02-24 19:48 ` Conor Dooley 2024-02-23 17:26 ` [PATCH v4 14/39] dt-bindings: pwm: at91: Add sam9x7 compatible strings list Varshini Rajendran 2024-02-23 17:26 ` Varshini Rajendran 2024-02-24 20:03 ` Conor Dooley 2024-02-24 20:03 ` Conor Dooley [not found] ` <igmm3npqcnjuhhncfd22pjhjuzbtsl25jfzbpcsyx5bu2xbbto@ynp7psnpldxr> 2024-03-18 8:55 ` Uwe Kleine-König 2024-03-18 8:55 ` Uwe Kleine-König 2024-02-23 17:26 ` [PATCH v4 15/39] dt-bindings: watchdog: sama5d4-wdt: add compatible for sam9x7-wdt Varshini Rajendran 2024-02-23 17:26 ` Varshini Rajendran 2024-02-24 20:04 ` Conor Dooley 2024-02-24 20:04 ` Conor Dooley 2024-02-23 17:26 ` [PATCH v4 16/39] spi: dt-bindings: atmel,at91rm9200-spi: remove 9x60 compatible from list Varshini Rajendran 2024-02-23 17:26 ` Varshini Rajendran 2024-02-26 9:09 ` Tudor Ambarus 2024-02-26 9:09 ` Tudor Ambarus 2024-02-28 9:28 ` Varshini.Rajendran 2024-02-28 9:28 ` Varshini.Rajendran 2024-02-28 9:38 ` Tudor Ambarus 2024-02-28 9:38 ` Tudor Ambarus 2024-02-23 17:26 ` [PATCH v4 17/39] ASoC: dt-bindings: microchip: add sam9x7 Varshini Rajendran 2024-02-23 17:27 ` [PATCH v4 18/39] ARM: at91: pm: add support for sam9x7 SoC family Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-03-03 12:20 ` claudiu beznea 2024-03-03 12:20 ` claudiu beznea 2024-02-23 17:27 ` [PATCH v4 19/39] ARM: at91: pm: add sam9x7 SoC init config Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-03-03 12:20 ` claudiu beznea 2024-03-03 12:20 ` claudiu beznea 2024-02-23 17:27 ` [PATCH v4 20/39] ARM: at91: add support in SoC driver for new sam9x7 Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-02-26 17:01 ` Nicolas Ferre 2024-02-26 17:01 ` Nicolas Ferre 2024-03-03 12:21 ` claudiu beznea 2024-03-03 12:21 ` claudiu beznea 2024-02-23 17:27 ` [PATCH v4 21/39] dt-bindings: clk: at91: add sam9x7 Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-02-24 20:05 ` Conor Dooley 2024-02-24 20:05 ` Conor Dooley 2024-03-11 5:32 ` claudiu beznea 2024-03-11 5:32 ` claudiu beznea 2024-02-23 17:27 ` [PATCH v4 22/39] dt-bindings: clk: at91: add sam9x7 clock controller Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-02-24 20:06 ` Conor Dooley 2024-02-24 20:06 ` Conor Dooley 2024-03-11 5:33 ` claudiu beznea 2024-03-11 5:33 ` claudiu beznea 2024-02-23 17:27 ` Varshini Rajendran [this message] 2024-02-23 17:27 ` [PATCH v4 23/39] clk: at91: clk-sam9x60-pll: re-factor to support individual core freq outputs Varshini Rajendran 2024-02-23 17:27 ` [PATCH v4 24/39] clk: at91: sam9x7: add support for HW PLL freq dividers Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-03-11 5:34 ` claudiu beznea 2024-03-11 5:34 ` claudiu beznea 2024-02-23 17:28 ` [PATCH v4 25/39] clk: at91: sama7g5: move mux table macros to header file Varshini Rajendran 2024-02-23 17:28 ` Varshini Rajendran 2024-02-23 17:28 ` [PATCH v4 26/39] dt-bindings: clock: at91: Allow PLLs to be exported and referenced in DT Varshini Rajendran 2024-02-23 17:28 ` Varshini Rajendran 2024-03-01 21:26 ` Rob Herring 2024-03-01 21:26 ` Rob Herring 2024-02-23 17:28 ` [PATCH v4 27/39] clk: at91: sam9x7: add sam9x7 pmc driver Varshini Rajendran 2024-02-23 17:28 ` Varshini Rajendran 2024-03-11 5:58 ` claudiu beznea 2024-03-11 5:58 ` claudiu beznea 2024-03-18 9:25 ` Varshini.Rajendran 2024-03-18 9:25 ` Varshini.Rajendran 2024-03-18 20:17 ` claudiu beznea 2024-03-18 20:17 ` claudiu beznea 2024-02-23 17:28 ` [PATCH v4 28/39] dt-bindings: irqchip/atmel-aic5: Add support for sam9x7 aic Varshini Rajendran 2024-02-23 17:28 ` Varshini Rajendran 2024-02-23 17:29 ` [PATCH v4 29/39] irqchip/atmel-aic5: Add support to get nirqs from DT for sam9x60 & sam9x7 Varshini Rajendran 2024-02-23 17:29 ` Varshini Rajendran 2024-03-03 12:21 ` claudiu beznea 2024-03-03 12:21 ` claudiu beznea 2024-03-08 8:50 ` Varshini.Rajendran 2024-03-08 8:50 ` Varshini.Rajendran 2024-03-08 10:15 ` Conor Dooley 2024-03-08 10:15 ` Conor Dooley 2024-03-09 13:13 ` claudiu beznea 2024-03-09 13:13 ` claudiu beznea 2024-02-23 17:29 ` [PATCH v4 30/39] power: reset: at91-poweroff: lookup for proper pmc dt node for sam9x7 Varshini Rajendran 2024-02-23 17:29 ` Varshini Rajendran 2024-03-03 12:22 ` claudiu beznea 2024-03-03 12:22 ` claudiu beznea 2024-02-23 17:29 ` [PATCH v4 31/39] power: reset: at91-reset: add reset support for sam9x7 SoC Varshini Rajendran 2024-02-23 17:30 ` [PATCH v4 32/39] power: reset: at91-reset: add sdhwc " Varshini Rajendran 2024-02-23 17:30 ` [PATCH v4 33/39] dt-bindings: reset: atmel,at91sam9260-reset: add sam9x7 Varshini Rajendran 2024-02-23 17:30 ` Varshini Rajendran 2024-02-23 17:30 ` [PATCH v4 34/39] dt-bindings: power: reset: atmel,sama5d2-shdwc: " Varshini Rajendran 2024-02-23 17:30 ` Varshini Rajendran 2024-02-23 17:30 ` [PATCH v4 35/39] ARM: at91: Kconfig: add config flag for SAM9X7 SoC Varshini Rajendran 2024-02-23 17:30 ` Varshini Rajendran 2024-03-03 12:22 ` claudiu beznea 2024-03-03 12:22 ` claudiu beznea 2024-02-23 17:30 ` [PATCH v4 36/39] ARM: configs: at91: enable config flags for sam9x7 SoC family Varshini Rajendran 2024-02-23 17:30 ` Varshini Rajendran 2024-02-23 17:30 ` [PATCH v4 37/39] ARM: dts: at91: sam9x7: add device tree for SoC Varshini Rajendran 2024-03-03 12:24 ` claudiu beznea 2024-03-04 16:33 ` Varshini.Rajendran 2024-03-06 8:38 ` claudiu beznea 2024-02-23 17:31 ` [PATCH v4 38/39] dt-bindings: arm: add sam9x75 curiosity board Varshini Rajendran 2024-02-23 17:31 ` Varshini Rajendran 2024-03-01 21:26 ` Rob Herring 2024-03-01 21:26 ` Rob Herring 2024-02-23 17:31 ` [PATCH v4 39/39] ARM: dts: at91: sam9x75_curiosity: " Varshini Rajendran 2024-02-23 17:31 ` Varshini Rajendran 2024-03-03 12:19 ` claudiu beznea 2024-03-03 12:19 ` claudiu beznea 2024-03-08 9:48 ` Varshini.Rajendran 2024-03-08 9:48 ` Varshini.Rajendran 2024-02-24 1:18 ` (subset) [PATCH v4 00/39] Add support for sam9x7 SoC family Mark Brown 2024-02-24 1:18 ` Mark Brown 2024-02-27 1:21 ` Andi Shyti 2024-02-27 1:21 ` Andi Shyti 2024-02-27 3:20 ` patchwork-bot+netdevbpf 2024-02-27 3:20 ` patchwork-bot+netdevbpf 2024-02-28 15:53 ` (subset) " Mark Brown 2024-02-28 15:53 ` Mark Brown 2024-03-01 10:51 ` Herbert Xu 2024-03-01 10:51 ` Herbert Xu
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20240223172750.672745-1-varshini.rajendran@microchip.com \ --to=varshini.rajendran@microchip.com \ --cc=alexandre.belloni@bootlin.com \ --cc=claudiu.beznea@tuxon.dev \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=mripard@kernel.org \ --cc=mturquette@baylibre.com \ --cc=nicolas.ferre@microchip.com \ --cc=sboyd@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.