From: <Varshini.Rajendran@microchip.com> To: <claudiu.beznea@tuxon.dev>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <Nicolas.Ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org> Subject: Re: [PATCH v4 27/39] clk: at91: sam9x7: add sam9x7 pmc driver Date: Mon, 18 Mar 2024 09:25:52 +0000 [thread overview] Message-ID: <e84994fc-7ec1-4d65-84f6-efc6a47b0c2f@microchip.com> (raw) In-Reply-To: <01e96d4b-3038-498b-a9b2-2acac51f1d80@tuxon.dev> Hi Claudiu, On 11/03/24 11:28 am, claudiu beznea wrote: > EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe > > On 23.02.2024 19:28, Varshini Rajendran wrote: >> Add a driver for the PMC clocks of sam9x7 Soc family. >> >> Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com> >> --- >> Changes in v4: >> - Changed variable name alloc_mem to clk_mux_buffer to be more >> suggestive >> - Changed description of @f structure member appropriately >> --- >> drivers/clk/at91/Makefile | 1 + >> drivers/clk/at91/sam9x7.c | 946 ++++++++++++++++++++++++++++++++++++++ >> 2 files changed, 947 insertions(+) >> create mode 100644 drivers/clk/at91/sam9x7.c >> >> diff --git a/drivers/clk/at91/Makefile b/drivers/clk/at91/Makefile >> index 89061b85e7d2..8e3684ba2c74 100644 >> --- a/drivers/clk/at91/Makefile >> +++ b/drivers/clk/at91/Makefile >> @@ -20,6 +20,7 @@ obj-$(CONFIG_SOC_AT91SAM9) += at91sam9260.o at91sam9rl.o at91sam9x5.o dt-compat. >> obj-$(CONFIG_SOC_AT91SAM9) += at91sam9g45.o dt-compat.o >> obj-$(CONFIG_SOC_AT91SAM9) += at91sam9n12.o at91sam9x5.o dt-compat.o >> obj-$(CONFIG_SOC_SAM9X60) += sam9x60.o >> +obj-$(CONFIG_SOC_SAM9X7) += sam9x7.o >> obj-$(CONFIG_SOC_SAMA5D3) += sama5d3.o dt-compat.o >> obj-$(CONFIG_SOC_SAMA5D4) += sama5d4.o dt-compat.o >> obj-$(CONFIG_SOC_SAMA5D2) += sama5d2.o dt-compat.o >> diff --git a/drivers/clk/at91/sam9x7.c b/drivers/clk/at91/sam9x7.c >> new file mode 100644 >> index 000000000000..d03387d2e35a >> --- /dev/null >> +++ b/drivers/clk/at91/sam9x7.c >> @@ -0,0 +1,946 @@ >> +// SPDX-License-Identifier: GPL-2.0 >> +/* >> + * SAM9X7 PMC code. >> + * >> + * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries >> + * >> + * Author: Varshini Rajendran <varshini.rajendran@microchip.com> >> + * >> + */ >> +#include <linux/clk.h> >> +#include <linux/clk-provider.h> >> +#include <linux/mfd/syscon.h> >> +#include <linux/slab.h> >> + >> +#include <dt-bindings/clock/at91.h> >> + >> +#include "pmc.h" >> + >> +static DEFINE_SPINLOCK(pmc_pll_lock); >> +static DEFINE_SPINLOCK(mck_lock); >> + >> +/** >> + * enum pll_ids - PLL clocks identifiers >> + * @PLL_ID_PLLA: PLLA identifier >> + * @PLL_ID_UPLL: UPLL identifier >> + * @PLL_ID_AUDIO: Audio PLL identifier >> + * @PLL_ID_LVDS: LVDS PLL identifier >> + * @PLL_ID_PLLA_DIV2: PLLA DIV2 identifier >> + * @PLL_ID_MAX: Max PLL Identifier >> + */ >> +enum pll_ids { >> + PLL_ID_PLLA, >> + PLL_ID_UPLL, >> + PLL_ID_AUDIO, >> + PLL_ID_LVDS, >> + PLL_ID_PLLA_DIV2, >> + PLL_ID_MAX, >> +}; >> + >> +/** >> + * enum pll_type - PLL type identifiers >> + * @PLL_TYPE_FRAC: fractional PLL identifier >> + * @PLL_TYPE_DIV: divider PLL identifier >> + */ >> +enum pll_type { >> + PLL_TYPE_FRAC, >> + PLL_TYPE_DIV, >> +}; >> + >> +static const struct clk_master_characteristics mck_characteristics = { >> + .output = { .min = 32000000, .max = 266666667 }, >> + .divisors = { 1, 2, 4, 3, 5}, >> + .have_div3_pres = 1, >> +}; >> + >> +static const struct clk_master_layout sam9x7_master_layout = { >> + .mask = 0x373, >> + .pres_shift = 4, >> + .offset = 0x28, >> +}; >> + >> +/* Fractional PLL core output range. */ >> +static const struct clk_range plla_core_outputs[] = { >> + { .min = 375000000, .max = 1600000000 }, >> +}; >> + >> +static const struct clk_range upll_core_outputs[] = { >> + { .min = 600000000, .max = 1200000000 }, >> +}; >> + >> +static const struct clk_range lvdspll_core_outputs[] = { >> + { .min = 400000000, .max = 800000000 }, >> +}; >> + >> +static const struct clk_range audiopll_core_outputs[] = { >> + { .min = 400000000, .max = 800000000 }, >> +}; >> + >> +static const struct clk_range plladiv2_core_outputs[] = { >> + { .min = 375000000, .max = 1600000000 }, >> +}; >> + >> +/* Fractional PLL output range. */ >> +static const struct clk_range plla_outputs[] = { >> + { .min = 732421, .max = 800000000 }, >> +}; >> + >> +static const struct clk_range upll_outputs[] = { >> + { .min = 300000000, .max = 600000000 }, >> +}; >> + >> +static const struct clk_range lvdspll_outputs[] = { >> + { .min = 10000000, .max = 800000000 }, >> +}; >> + >> +static const struct clk_range audiopll_outputs[] = { >> + { .min = 10000000, .max = 800000000 }, >> +}; >> + >> +static const struct clk_range plladiv2_outputs[] = { >> + { .min = 366210, .max = 400000000 }, >> +}; >> + >> +/* PLL characteristics. */ >> +static const struct clk_pll_characteristics plla_characteristics = { >> + .input = { .min = 20000000, .max = 50000000 }, >> + .num_output = ARRAY_SIZE(plla_outputs), >> + .output = plla_outputs, >> + .core_output = plla_core_outputs, >> +}; >> + >> +static const struct clk_pll_characteristics upll_characteristics = { >> + .input = { .min = 20000000, .max = 50000000 }, >> + .num_output = ARRAY_SIZE(upll_outputs), >> + .output = upll_outputs, >> + .core_output = upll_core_outputs, >> + .upll = true, >> +}; >> + >> +static const struct clk_pll_characteristics lvdspll_characteristics = { >> + .input = { .min = 20000000, .max = 50000000 }, >> + .num_output = ARRAY_SIZE(lvdspll_outputs), >> + .output = lvdspll_outputs, >> + .core_output = lvdspll_core_outputs, >> +}; >> + >> +static const struct clk_pll_characteristics audiopll_characteristics = { >> + .input = { .min = 20000000, .max = 50000000 }, >> + .num_output = ARRAY_SIZE(audiopll_outputs), >> + .output = audiopll_outputs, >> + .core_output = audiopll_core_outputs, >> +}; >> + >> +static const struct clk_pll_characteristics plladiv2_characteristics = { >> + .input = { .min = 20000000, .max = 50000000 }, >> + .num_output = ARRAY_SIZE(plladiv2_outputs), >> + .output = plladiv2_outputs, >> + .core_output = plladiv2_core_outputs, >> +}; >> + >> +/* Layout for fractional PLL ID PLLA. */ >> +static const struct clk_pll_layout plla_frac_layout = { >> + .mul_mask = GENMASK(31, 24), >> + .frac_mask = GENMASK(21, 0), >> + .mul_shift = 24, >> + .frac_shift = 0, >> + .div2 = 1, > > It seems to me that this is not taken into account (see below). > >> +}; >> + >> +/* Layout for fractional PLLs. */ >> +static const struct clk_pll_layout pll_frac_layout = { >> + .mul_mask = GENMASK(31, 24), >> + .frac_mask = GENMASK(21, 0), >> + .mul_shift = 24, >> + .frac_shift = 0, >> +}; >> + >> +/* Layout for DIV PLLs. */ >> +static const struct clk_pll_layout pll_divpmc_layout = { >> + .div_mask = GENMASK(7, 0), >> + .endiv_mask = BIT(29), >> + .div_shift = 0, >> + .endiv_shift = 29, >> +}; >> + >> +/* Layout for DIV PLL ID PLLADIV2. */ >> +static const struct clk_pll_layout plladiv2_divpmc_layout = { >> + .div_mask = GENMASK(7, 0), >> + .endiv_mask = BIT(29), >> + .div_shift = 0, >> + .endiv_shift = 29, >> + .div2 = 1, >> +}; >> + >> +/* Layout for DIVIO dividers. */ >> +static const struct clk_pll_layout pll_divio_layout = { >> + .div_mask = GENMASK(19, 12), >> + .endiv_mask = BIT(30), >> + .div_shift = 12, >> + .endiv_shift = 30, >> +}; >> + >> +/* >> + * PLL clocks description >> + * @n: clock name >> + * @p: clock parent >> + * @l: clock layout >> + * @t: clock type >> + * @c: pll characteristics >> + * @f: clock flags >> + * @eid: export index in sam9x7->chws[] array >> + */ >> +static const struct { >> + const char *n; >> + const char *p; >> + const struct clk_pll_layout *l; >> + u8 t; >> + const struct clk_pll_characteristics *c; >> + unsigned long f; >> + u8 eid; >> +} sam9x7_plls[][PLL_ID_MAX] = { >> + [PLL_ID_PLLA] = { >> + { >> + .n = "plla_fracck", >> + .p = "mainck", >> + .l = &plla_frac_layout, >> + .t = PLL_TYPE_FRAC, >> + /* >> + * This feeds plla_divpmcck which feeds CPU. It should >> + * not be disabled. >> + */ >> + .f = CLK_IS_CRITICAL | CLK_SET_RATE_GATE, >> + .c = &plla_characteristics, >> + }, >> + >> + { >> + .n = "plla_divpmcck", >> + .p = "plla_fracck", >> + .l = &pll_divpmc_layout, > > You mentioned in "[PATCH v4 24/39] clk: at91: sam9x7: add support for HW > PLL freq dividers" that this has div2 but it is registered w/ a layout that > has .div2 = 0. This is handled in the above plla_fracck fractional part as defined in the plla_frac_layout. > > -- Thanks and Regards, Varshini Rajendran.
WARNING: multiple messages have this Message-ID (diff)
From: <Varshini.Rajendran@microchip.com> To: <claudiu.beznea@tuxon.dev>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <Nicolas.Ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org> Subject: Re: [PATCH v4 27/39] clk: at91: sam9x7: add sam9x7 pmc driver Date: Mon, 18 Mar 2024 09:25:52 +0000 [thread overview] Message-ID: <e84994fc-7ec1-4d65-84f6-efc6a47b0c2f@microchip.com> (raw) In-Reply-To: <01e96d4b-3038-498b-a9b2-2acac51f1d80@tuxon.dev> Hi Claudiu, On 11/03/24 11:28 am, claudiu beznea wrote: > EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe > > On 23.02.2024 19:28, Varshini Rajendran wrote: >> Add a driver for the PMC clocks of sam9x7 Soc family. >> >> Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com> >> --- >> Changes in v4: >> - Changed variable name alloc_mem to clk_mux_buffer to be more >> suggestive >> - Changed description of @f structure member appropriately >> --- >> drivers/clk/at91/Makefile | 1 + >> drivers/clk/at91/sam9x7.c | 946 ++++++++++++++++++++++++++++++++++++++ >> 2 files changed, 947 insertions(+) >> create mode 100644 drivers/clk/at91/sam9x7.c >> >> diff --git a/drivers/clk/at91/Makefile b/drivers/clk/at91/Makefile >> index 89061b85e7d2..8e3684ba2c74 100644 >> --- a/drivers/clk/at91/Makefile >> +++ b/drivers/clk/at91/Makefile >> @@ -20,6 +20,7 @@ obj-$(CONFIG_SOC_AT91SAM9) += at91sam9260.o at91sam9rl.o at91sam9x5.o dt-compat. >> obj-$(CONFIG_SOC_AT91SAM9) += at91sam9g45.o dt-compat.o >> obj-$(CONFIG_SOC_AT91SAM9) += at91sam9n12.o at91sam9x5.o dt-compat.o >> obj-$(CONFIG_SOC_SAM9X60) += sam9x60.o >> +obj-$(CONFIG_SOC_SAM9X7) += sam9x7.o >> obj-$(CONFIG_SOC_SAMA5D3) += sama5d3.o dt-compat.o >> obj-$(CONFIG_SOC_SAMA5D4) += sama5d4.o dt-compat.o >> obj-$(CONFIG_SOC_SAMA5D2) += sama5d2.o dt-compat.o >> diff --git a/drivers/clk/at91/sam9x7.c b/drivers/clk/at91/sam9x7.c >> new file mode 100644 >> index 000000000000..d03387d2e35a >> --- /dev/null >> +++ b/drivers/clk/at91/sam9x7.c >> @@ -0,0 +1,946 @@ >> +// SPDX-License-Identifier: GPL-2.0 >> +/* >> + * SAM9X7 PMC code. >> + * >> + * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries >> + * >> + * Author: Varshini Rajendran <varshini.rajendran@microchip.com> >> + * >> + */ >> +#include <linux/clk.h> >> +#include <linux/clk-provider.h> >> +#include <linux/mfd/syscon.h> >> +#include <linux/slab.h> >> + >> +#include <dt-bindings/clock/at91.h> >> + >> +#include "pmc.h" >> + >> +static DEFINE_SPINLOCK(pmc_pll_lock); >> +static DEFINE_SPINLOCK(mck_lock); >> + >> +/** >> + * enum pll_ids - PLL clocks identifiers >> + * @PLL_ID_PLLA: PLLA identifier >> + * @PLL_ID_UPLL: UPLL identifier >> + * @PLL_ID_AUDIO: Audio PLL identifier >> + * @PLL_ID_LVDS: LVDS PLL identifier >> + * @PLL_ID_PLLA_DIV2: PLLA DIV2 identifier >> + * @PLL_ID_MAX: Max PLL Identifier >> + */ >> +enum pll_ids { >> + PLL_ID_PLLA, >> + PLL_ID_UPLL, >> + PLL_ID_AUDIO, >> + PLL_ID_LVDS, >> + PLL_ID_PLLA_DIV2, >> + PLL_ID_MAX, >> +}; >> + >> +/** >> + * enum pll_type - PLL type identifiers >> + * @PLL_TYPE_FRAC: fractional PLL identifier >> + * @PLL_TYPE_DIV: divider PLL identifier >> + */ >> +enum pll_type { >> + PLL_TYPE_FRAC, >> + PLL_TYPE_DIV, >> +}; >> + >> +static const struct clk_master_characteristics mck_characteristics = { >> + .output = { .min = 32000000, .max = 266666667 }, >> + .divisors = { 1, 2, 4, 3, 5}, >> + .have_div3_pres = 1, >> +}; >> + >> +static const struct clk_master_layout sam9x7_master_layout = { >> + .mask = 0x373, >> + .pres_shift = 4, >> + .offset = 0x28, >> +}; >> + >> +/* Fractional PLL core output range. */ >> +static const struct clk_range plla_core_outputs[] = { >> + { .min = 375000000, .max = 1600000000 }, >> +}; >> + >> +static const struct clk_range upll_core_outputs[] = { >> + { .min = 600000000, .max = 1200000000 }, >> +}; >> + >> +static const struct clk_range lvdspll_core_outputs[] = { >> + { .min = 400000000, .max = 800000000 }, >> +}; >> + >> +static const struct clk_range audiopll_core_outputs[] = { >> + { .min = 400000000, .max = 800000000 }, >> +}; >> + >> +static const struct clk_range plladiv2_core_outputs[] = { >> + { .min = 375000000, .max = 1600000000 }, >> +}; >> + >> +/* Fractional PLL output range. */ >> +static const struct clk_range plla_outputs[] = { >> + { .min = 732421, .max = 800000000 }, >> +}; >> + >> +static const struct clk_range upll_outputs[] = { >> + { .min = 300000000, .max = 600000000 }, >> +}; >> + >> +static const struct clk_range lvdspll_outputs[] = { >> + { .min = 10000000, .max = 800000000 }, >> +}; >> + >> +static const struct clk_range audiopll_outputs[] = { >> + { .min = 10000000, .max = 800000000 }, >> +}; >> + >> +static const struct clk_range plladiv2_outputs[] = { >> + { .min = 366210, .max = 400000000 }, >> +}; >> + >> +/* PLL characteristics. */ >> +static const struct clk_pll_characteristics plla_characteristics = { >> + .input = { .min = 20000000, .max = 50000000 }, >> + .num_output = ARRAY_SIZE(plla_outputs), >> + .output = plla_outputs, >> + .core_output = plla_core_outputs, >> +}; >> + >> +static const struct clk_pll_characteristics upll_characteristics = { >> + .input = { .min = 20000000, .max = 50000000 }, >> + .num_output = ARRAY_SIZE(upll_outputs), >> + .output = upll_outputs, >> + .core_output = upll_core_outputs, >> + .upll = true, >> +}; >> + >> +static const struct clk_pll_characteristics lvdspll_characteristics = { >> + .input = { .min = 20000000, .max = 50000000 }, >> + .num_output = ARRAY_SIZE(lvdspll_outputs), >> + .output = lvdspll_outputs, >> + .core_output = lvdspll_core_outputs, >> +}; >> + >> +static const struct clk_pll_characteristics audiopll_characteristics = { >> + .input = { .min = 20000000, .max = 50000000 }, >> + .num_output = ARRAY_SIZE(audiopll_outputs), >> + .output = audiopll_outputs, >> + .core_output = audiopll_core_outputs, >> +}; >> + >> +static const struct clk_pll_characteristics plladiv2_characteristics = { >> + .input = { .min = 20000000, .max = 50000000 }, >> + .num_output = ARRAY_SIZE(plladiv2_outputs), >> + .output = plladiv2_outputs, >> + .core_output = plladiv2_core_outputs, >> +}; >> + >> +/* Layout for fractional PLL ID PLLA. */ >> +static const struct clk_pll_layout plla_frac_layout = { >> + .mul_mask = GENMASK(31, 24), >> + .frac_mask = GENMASK(21, 0), >> + .mul_shift = 24, >> + .frac_shift = 0, >> + .div2 = 1, > > It seems to me that this is not taken into account (see below). > >> +}; >> + >> +/* Layout for fractional PLLs. */ >> +static const struct clk_pll_layout pll_frac_layout = { >> + .mul_mask = GENMASK(31, 24), >> + .frac_mask = GENMASK(21, 0), >> + .mul_shift = 24, >> + .frac_shift = 0, >> +}; >> + >> +/* Layout for DIV PLLs. */ >> +static const struct clk_pll_layout pll_divpmc_layout = { >> + .div_mask = GENMASK(7, 0), >> + .endiv_mask = BIT(29), >> + .div_shift = 0, >> + .endiv_shift = 29, >> +}; >> + >> +/* Layout for DIV PLL ID PLLADIV2. */ >> +static const struct clk_pll_layout plladiv2_divpmc_layout = { >> + .div_mask = GENMASK(7, 0), >> + .endiv_mask = BIT(29), >> + .div_shift = 0, >> + .endiv_shift = 29, >> + .div2 = 1, >> +}; >> + >> +/* Layout for DIVIO dividers. */ >> +static const struct clk_pll_layout pll_divio_layout = { >> + .div_mask = GENMASK(19, 12), >> + .endiv_mask = BIT(30), >> + .div_shift = 12, >> + .endiv_shift = 30, >> +}; >> + >> +/* >> + * PLL clocks description >> + * @n: clock name >> + * @p: clock parent >> + * @l: clock layout >> + * @t: clock type >> + * @c: pll characteristics >> + * @f: clock flags >> + * @eid: export index in sam9x7->chws[] array >> + */ >> +static const struct { >> + const char *n; >> + const char *p; >> + const struct clk_pll_layout *l; >> + u8 t; >> + const struct clk_pll_characteristics *c; >> + unsigned long f; >> + u8 eid; >> +} sam9x7_plls[][PLL_ID_MAX] = { >> + [PLL_ID_PLLA] = { >> + { >> + .n = "plla_fracck", >> + .p = "mainck", >> + .l = &plla_frac_layout, >> + .t = PLL_TYPE_FRAC, >> + /* >> + * This feeds plla_divpmcck which feeds CPU. It should >> + * not be disabled. >> + */ >> + .f = CLK_IS_CRITICAL | CLK_SET_RATE_GATE, >> + .c = &plla_characteristics, >> + }, >> + >> + { >> + .n = "plla_divpmcck", >> + .p = "plla_fracck", >> + .l = &pll_divpmc_layout, > > You mentioned in "[PATCH v4 24/39] clk: at91: sam9x7: add support for HW > PLL freq dividers" that this has div2 but it is registered w/ a layout that > has .div2 = 0. This is handled in the above plla_fracck fractional part as defined in the plla_frac_layout. > > -- Thanks and Regards, Varshini Rajendran. _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2024-03-18 9:26 UTC|newest] Thread overview: 179+ messages / expand[flat|nested] mbox.gz Atom feed top 2024-02-23 17:13 [PATCH v4 00/39] Add support for sam9x7 SoC family Varshini Rajendran 2024-02-23 17:13 ` Varshini Rajendran 2024-02-23 17:22 ` [PATCH v4 01/39] dt-bindings: net: cdns,macb: add sam9x7 ethernet interface Varshini Rajendran 2024-02-23 17:22 ` [PATCH v4 02/39] dt-bindings: atmel-sysreg: add sam9x7 Varshini Rajendran 2024-02-23 17:22 ` Varshini Rajendran 2024-02-23 17:23 ` [PATCH v4 03/39] dt-bindings: crypto: add sam9x7 in Atmel AES Varshini Rajendran 2024-02-23 17:23 ` Varshini Rajendran 2024-02-26 9:18 ` Tudor Ambarus 2024-02-26 9:18 ` Tudor Ambarus 2024-02-23 17:23 ` [PATCH v4 04/39] dt-bindings: crypto: add sam9x7 in Atmel SHA Varshini Rajendran 2024-02-23 17:23 ` Varshini Rajendran 2024-02-26 9:23 ` Tudor Ambarus 2024-02-26 9:23 ` Tudor Ambarus 2024-02-23 17:24 ` [PATCH v4 05/39] dt-bindings: crypto: add sam9x7 in Atmel TDES Varshini Rajendran 2024-02-23 17:24 ` Varshini Rajendran 2024-02-24 19:50 ` Conor Dooley 2024-02-24 19:50 ` Conor Dooley 2024-02-26 9:24 ` Tudor Ambarus 2024-02-26 9:24 ` Tudor Ambarus 2024-02-23 17:24 ` [PATCH v4 06/39] dt-bindings: i2c: at91: Add sam9x7 compatible string Varshini Rajendran 2024-02-23 17:24 ` Varshini Rajendran 2024-02-24 19:49 ` Conor Dooley 2024-02-24 19:49 ` Conor Dooley 2024-02-23 17:25 ` [PATCH v4 07/39] dt-bindings: atmel-ssc: add microchip,sam9x7-ssc Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-23 17:25 ` [PATCH v4 08/39] dt-bindings: atmel-nand: add microchip,sam9x7-pmecc Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-24 19:50 ` Conor Dooley 2024-02-24 19:50 ` Conor Dooley 2024-02-24 19:50 ` Conor Dooley 2024-02-26 10:43 ` Miquel Raynal 2024-02-26 10:43 ` Miquel Raynal 2024-02-26 10:43 ` Miquel Raynal 2024-02-23 17:25 ` [PATCH v4 09/39] dt-bindings: pinctrl: at91: add sam9x7 Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-29 13:41 ` Linus Walleij 2024-02-29 13:41 ` Linus Walleij 2024-02-23 17:25 ` [PATCH v4 10/39] dt-bindings: rng: atmel,at91-trng: add sam9x7 TRNG Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-23 17:25 ` [PATCH v4 11/39] dt-bindings: rtt: at91rm9260: add sam9x7 compatible Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-24 19:51 ` Conor Dooley 2024-02-24 19:51 ` Conor Dooley 2024-02-29 21:27 ` (subset) " Alexandre Belloni 2024-02-29 21:27 ` Alexandre Belloni 2024-02-23 17:25 ` [PATCH v4 12/39] dt-bindings: serial: atmel,at91-usart: add compatible for sam9x7 Varshini Rajendran 2024-02-23 17:25 ` Varshini Rajendran 2024-02-24 20:02 ` Conor Dooley 2024-02-24 20:02 ` Conor Dooley 2024-02-28 7:03 ` Varshini.Rajendran 2024-02-28 7:03 ` Varshini.Rajendran 2024-02-28 11:49 ` Conor Dooley 2024-02-28 11:49 ` Conor Dooley 2024-02-29 8:55 ` Varshini.Rajendran 2024-02-29 8:55 ` Varshini.Rajendran 2024-02-29 18:26 ` Conor Dooley 2024-02-29 18:26 ` Conor Dooley 2024-02-23 17:26 ` [PATCH v4 13/39] ASoC: dt-bindings: atmel-classd: add sam9x7 compatible Varshini Rajendran 2024-02-23 17:26 ` Varshini Rajendran 2024-02-24 19:48 ` Conor Dooley 2024-02-24 19:48 ` Conor Dooley 2024-02-23 17:26 ` [PATCH v4 14/39] dt-bindings: pwm: at91: Add sam9x7 compatible strings list Varshini Rajendran 2024-02-23 17:26 ` Varshini Rajendran 2024-02-24 20:03 ` Conor Dooley 2024-02-24 20:03 ` Conor Dooley [not found] ` <igmm3npqcnjuhhncfd22pjhjuzbtsl25jfzbpcsyx5bu2xbbto@ynp7psnpldxr> 2024-03-18 8:55 ` Uwe Kleine-König 2024-03-18 8:55 ` Uwe Kleine-König 2024-02-23 17:26 ` [PATCH v4 15/39] dt-bindings: watchdog: sama5d4-wdt: add compatible for sam9x7-wdt Varshini Rajendran 2024-02-23 17:26 ` Varshini Rajendran 2024-02-24 20:04 ` Conor Dooley 2024-02-24 20:04 ` Conor Dooley 2024-02-23 17:26 ` [PATCH v4 16/39] spi: dt-bindings: atmel,at91rm9200-spi: remove 9x60 compatible from list Varshini Rajendran 2024-02-23 17:26 ` Varshini Rajendran 2024-02-26 9:09 ` Tudor Ambarus 2024-02-26 9:09 ` Tudor Ambarus 2024-02-28 9:28 ` Varshini.Rajendran 2024-02-28 9:28 ` Varshini.Rajendran 2024-02-28 9:38 ` Tudor Ambarus 2024-02-28 9:38 ` Tudor Ambarus 2024-02-23 17:26 ` [PATCH v4 17/39] ASoC: dt-bindings: microchip: add sam9x7 Varshini Rajendran 2024-02-23 17:27 ` [PATCH v4 18/39] ARM: at91: pm: add support for sam9x7 SoC family Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-03-03 12:20 ` claudiu beznea 2024-03-03 12:20 ` claudiu beznea 2024-02-23 17:27 ` [PATCH v4 19/39] ARM: at91: pm: add sam9x7 SoC init config Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-03-03 12:20 ` claudiu beznea 2024-03-03 12:20 ` claudiu beznea 2024-02-23 17:27 ` [PATCH v4 20/39] ARM: at91: add support in SoC driver for new sam9x7 Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-02-26 17:01 ` Nicolas Ferre 2024-02-26 17:01 ` Nicolas Ferre 2024-03-03 12:21 ` claudiu beznea 2024-03-03 12:21 ` claudiu beznea 2024-02-23 17:27 ` [PATCH v4 21/39] dt-bindings: clk: at91: add sam9x7 Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-02-24 20:05 ` Conor Dooley 2024-02-24 20:05 ` Conor Dooley 2024-03-11 5:32 ` claudiu beznea 2024-03-11 5:32 ` claudiu beznea 2024-02-23 17:27 ` [PATCH v4 22/39] dt-bindings: clk: at91: add sam9x7 clock controller Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-02-24 20:06 ` Conor Dooley 2024-02-24 20:06 ` Conor Dooley 2024-03-11 5:33 ` claudiu beznea 2024-03-11 5:33 ` claudiu beznea 2024-02-23 17:27 ` [PATCH v4 23/39] clk: at91: clk-sam9x60-pll: re-factor to support individual core freq outputs Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-02-23 17:27 ` [PATCH v4 24/39] clk: at91: sam9x7: add support for HW PLL freq dividers Varshini Rajendran 2024-02-23 17:27 ` Varshini Rajendran 2024-03-11 5:34 ` claudiu beznea 2024-03-11 5:34 ` claudiu beznea 2024-02-23 17:28 ` [PATCH v4 25/39] clk: at91: sama7g5: move mux table macros to header file Varshini Rajendran 2024-02-23 17:28 ` Varshini Rajendran 2024-02-23 17:28 ` [PATCH v4 26/39] dt-bindings: clock: at91: Allow PLLs to be exported and referenced in DT Varshini Rajendran 2024-02-23 17:28 ` Varshini Rajendran 2024-03-01 21:26 ` Rob Herring 2024-03-01 21:26 ` Rob Herring 2024-02-23 17:28 ` [PATCH v4 27/39] clk: at91: sam9x7: add sam9x7 pmc driver Varshini Rajendran 2024-02-23 17:28 ` Varshini Rajendran 2024-03-11 5:58 ` claudiu beznea 2024-03-11 5:58 ` claudiu beznea 2024-03-18 9:25 ` Varshini.Rajendran [this message] 2024-03-18 9:25 ` Varshini.Rajendran 2024-03-18 20:17 ` claudiu beznea 2024-03-18 20:17 ` claudiu beznea 2024-02-23 17:28 ` [PATCH v4 28/39] dt-bindings: irqchip/atmel-aic5: Add support for sam9x7 aic Varshini Rajendran 2024-02-23 17:28 ` Varshini Rajendran 2024-02-23 17:29 ` [PATCH v4 29/39] irqchip/atmel-aic5: Add support to get nirqs from DT for sam9x60 & sam9x7 Varshini Rajendran 2024-02-23 17:29 ` Varshini Rajendran 2024-03-03 12:21 ` claudiu beznea 2024-03-03 12:21 ` claudiu beznea 2024-03-08 8:50 ` Varshini.Rajendran 2024-03-08 8:50 ` Varshini.Rajendran 2024-03-08 10:15 ` Conor Dooley 2024-03-08 10:15 ` Conor Dooley 2024-03-09 13:13 ` claudiu beznea 2024-03-09 13:13 ` claudiu beznea 2024-02-23 17:29 ` [PATCH v4 30/39] power: reset: at91-poweroff: lookup for proper pmc dt node for sam9x7 Varshini Rajendran 2024-02-23 17:29 ` Varshini Rajendran 2024-03-03 12:22 ` claudiu beznea 2024-03-03 12:22 ` claudiu beznea 2024-02-23 17:29 ` [PATCH v4 31/39] power: reset: at91-reset: add reset support for sam9x7 SoC Varshini Rajendran 2024-02-23 17:30 ` [PATCH v4 32/39] power: reset: at91-reset: add sdhwc " Varshini Rajendran 2024-02-23 17:30 ` [PATCH v4 33/39] dt-bindings: reset: atmel,at91sam9260-reset: add sam9x7 Varshini Rajendran 2024-02-23 17:30 ` Varshini Rajendran 2024-02-23 17:30 ` [PATCH v4 34/39] dt-bindings: power: reset: atmel,sama5d2-shdwc: " Varshini Rajendran 2024-02-23 17:30 ` Varshini Rajendran 2024-02-23 17:30 ` [PATCH v4 35/39] ARM: at91: Kconfig: add config flag for SAM9X7 SoC Varshini Rajendran 2024-02-23 17:30 ` Varshini Rajendran 2024-03-03 12:22 ` claudiu beznea 2024-03-03 12:22 ` claudiu beznea 2024-02-23 17:30 ` [PATCH v4 36/39] ARM: configs: at91: enable config flags for sam9x7 SoC family Varshini Rajendran 2024-02-23 17:30 ` Varshini Rajendran 2024-02-23 17:30 ` [PATCH v4 37/39] ARM: dts: at91: sam9x7: add device tree for SoC Varshini Rajendran 2024-03-03 12:24 ` claudiu beznea 2024-03-04 16:33 ` Varshini.Rajendran 2024-03-06 8:38 ` claudiu beznea 2024-02-23 17:31 ` [PATCH v4 38/39] dt-bindings: arm: add sam9x75 curiosity board Varshini Rajendran 2024-02-23 17:31 ` Varshini Rajendran 2024-03-01 21:26 ` Rob Herring 2024-03-01 21:26 ` Rob Herring 2024-02-23 17:31 ` [PATCH v4 39/39] ARM: dts: at91: sam9x75_curiosity: " Varshini Rajendran 2024-02-23 17:31 ` Varshini Rajendran 2024-03-03 12:19 ` claudiu beznea 2024-03-03 12:19 ` claudiu beznea 2024-03-08 9:48 ` Varshini.Rajendran 2024-03-08 9:48 ` Varshini.Rajendran 2024-02-24 1:18 ` (subset) [PATCH v4 00/39] Add support for sam9x7 SoC family Mark Brown 2024-02-24 1:18 ` Mark Brown 2024-02-27 1:21 ` Andi Shyti 2024-02-27 1:21 ` Andi Shyti 2024-02-27 3:20 ` patchwork-bot+netdevbpf 2024-02-27 3:20 ` patchwork-bot+netdevbpf 2024-02-28 15:53 ` (subset) " Mark Brown 2024-02-28 15:53 ` Mark Brown 2024-03-01 10:51 ` Herbert Xu 2024-03-01 10:51 ` Herbert Xu
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=e84994fc-7ec1-4d65-84f6-efc6a47b0c2f@microchip.com \ --to=varshini.rajendran@microchip.com \ --cc=Nicolas.Ferre@microchip.com \ --cc=alexandre.belloni@bootlin.com \ --cc=claudiu.beznea@tuxon.dev \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=mturquette@baylibre.com \ --cc=sboyd@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.