All of lore.kernel.org
 help / color / mirror / Atom feed
From: Finlye Xiao <finley.xiao@rock-chips.com>
To: srinivas.kandagatla@linaro.org, maxime.ripard@free-electrons.com,
	heiko@sntech.de, robh+dt@kernel.org, frowand.list@gmail.com,
	sre@kernel.org, dbaryshkov@gmail.com, dwmw2@infradead.org,
	mark.rutland@arm.com, khilman@kernel.org, nm@ti.com,
	rjw@rjwysocki.net, viresh.kumar@linaro.org, sboyd@codeaurora.org
Cc: linux-arm-kernel@lists.infradead.org,
	linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org,
	wxt@rock-chips.com, jay.xu@rock-chips.com,
	rocky.hao@rock-chips.com, tim.chen@rock-chips.com,
	tony.xie@rock-chips.com, ulysses.huang@rock-chips.com,
	lin.huang@rock-chips.com,
	Finley Xiao <finley.xiao@rock-chips.com>
Subject: [PATCH v2 3/4] dt-bindings: add binding document for Rockchip cpu avs
Date: Thu, 18 Aug 2016 16:52:20 +0800	[thread overview]
Message-ID: <1471510341-63926-4-git-send-email-finley.xiao@rock-chips.com> (raw)
In-Reply-To: <1471510341-63926-1-git-send-email-finley.xiao@rock-chips.com>

From: Finley Xiao <finley.xiao@rock-chips.com>

This patch documents the Rockchip cpu avs device tree binding.

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 .../devicetree/bindings/power/rockchip-cpu-avs.txt | 37 ++++++++++++++++++++++
 1 file changed, 37 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt

diff --git a/Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt b/Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt
new file mode 100644
index 0000000..705f516
--- /dev/null
+++ b/Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt
@@ -0,0 +1,37 @@
+Rockchip cpu avs device tree bindings
+-------------------------------------
+
+Under the same frequency, the operating voltage tends to decrease with
+increasing leakage. so it is necessary to adjust opp's voltage according
+to leakage for power.
+
+
+Required properties:
+- compatible: Should be one of the following.
+  - "rockchip,rk3399-cpu-avs" - for RK3399 SoCs.
+- leakage-volt-<name>: Named leakage-volt property. At runtime, the
+  platform can find a cpu's cluster_id according to it's cpu_id and match
+  leakage-volt-<name> property. The property is an array of 3-tuples
+  items, and each item consists of leakage and voltage like
+  <min-leakage-mA max-leakage-mA volt-uV>.
+	min-leakage: minimum leakage in mA, ranges from 0 to 254.
+	max-leakage: maximum leakage in mA, ranges from 0 to 254.
+	volt: voltage offset in mV to apply to the opp table entries.
+
+Example:
+
+	cpu_avs: cpu-avs {
+		compatible = "rockchip,rk3399-cpu-avs";
+		leakage-volt-cluster0 = <
+		/*  mA        mA         uV*/
+		    0         100        0
+		    101       200        (-25000)
+		    201       254        (-50000)
+		>;
+		leakage-volt-cluster1 = <
+		/*  mA        mA         uV*/
+		    0         100        0
+		    101       200        (-25000)
+		    201       254        (-50000)
+		>;
+	};
-- 
1.9.1

WARNING: multiple messages have this Message-ID (diff)
From: Finlye Xiao <finley.xiao@rock-chips.com>
To: srinivas.kandagatla@linaro.org, maxime.ripard@free-electrons.com,
	heiko@sntech.de, robh+dt@kernel.org, frowand.list@gmail.com,
	sre@kernel.org, dbaryshkov@gmail.com, dwmw2@infradead.org,
	mark.rutland@arm.com, khilman@kernel.org, nm@ti.com,
	rjw@rjwysocki.net, viresh.kumar@linaro.org, sboyd@codeaurora.org
Cc: devicetree@vger.kernel.org, tim.chen@rock-chips.com,
	linux-pm@vger.kernel.org, lin.huang@rock-chips.com,
	linux-kernel@vger.kernel.org, linux-rockchip@lists.infradead.org,
	tony.xie@rock-chips.com, Finley Xiao <finley.xiao@rock-chips.com>,
	ulysses.huang@rock-chips.com, rocky.hao@rock-chips.com,
	jay.xu@rock-chips.com, linux-arm-kernel@lists.infradead.org,
	wxt@rock-chips.com
Subject: [PATCH v2 3/4] dt-bindings: add binding document for Rockchip cpu avs
Date: Thu, 18 Aug 2016 16:52:20 +0800	[thread overview]
Message-ID: <1471510341-63926-4-git-send-email-finley.xiao@rock-chips.com> (raw)
In-Reply-To: <1471510341-63926-1-git-send-email-finley.xiao@rock-chips.com>

From: Finley Xiao <finley.xiao@rock-chips.com>

This patch documents the Rockchip cpu avs device tree binding.

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 .../devicetree/bindings/power/rockchip-cpu-avs.txt | 37 ++++++++++++++++++++++
 1 file changed, 37 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt

diff --git a/Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt b/Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt
new file mode 100644
index 0000000..705f516
--- /dev/null
+++ b/Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt
@@ -0,0 +1,37 @@
+Rockchip cpu avs device tree bindings
+-------------------------------------
+
+Under the same frequency, the operating voltage tends to decrease with
+increasing leakage. so it is necessary to adjust opp's voltage according
+to leakage for power.
+
+
+Required properties:
+- compatible: Should be one of the following.
+  - "rockchip,rk3399-cpu-avs" - for RK3399 SoCs.
+- leakage-volt-<name>: Named leakage-volt property. At runtime, the
+  platform can find a cpu's cluster_id according to it's cpu_id and match
+  leakage-volt-<name> property. The property is an array of 3-tuples
+  items, and each item consists of leakage and voltage like
+  <min-leakage-mA max-leakage-mA volt-uV>.
+	min-leakage: minimum leakage in mA, ranges from 0 to 254.
+	max-leakage: maximum leakage in mA, ranges from 0 to 254.
+	volt: voltage offset in mV to apply to the opp table entries.
+
+Example:
+
+	cpu_avs: cpu-avs {
+		compatible = "rockchip,rk3399-cpu-avs";
+		leakage-volt-cluster0 = <
+		/*  mA        mA         uV*/
+		    0         100        0
+		    101       200        (-25000)
+		    201       254        (-50000)
+		>;
+		leakage-volt-cluster1 = <
+		/*  mA        mA         uV*/
+		    0         100        0
+		    101       200        (-25000)
+		    201       254        (-50000)
+		>;
+	};
-- 
1.9.1

WARNING: multiple messages have this Message-ID (diff)
From: finley.xiao@rock-chips.com (Finlye Xiao)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 3/4] dt-bindings: add binding document for Rockchip cpu avs
Date: Thu, 18 Aug 2016 16:52:20 +0800	[thread overview]
Message-ID: <1471510341-63926-4-git-send-email-finley.xiao@rock-chips.com> (raw)
In-Reply-To: <1471510341-63926-1-git-send-email-finley.xiao@rock-chips.com>

From: Finley Xiao <finley.xiao@rock-chips.com>

This patch documents the Rockchip cpu avs device tree binding.

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 .../devicetree/bindings/power/rockchip-cpu-avs.txt | 37 ++++++++++++++++++++++
 1 file changed, 37 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt

diff --git a/Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt b/Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt
new file mode 100644
index 0000000..705f516
--- /dev/null
+++ b/Documentation/devicetree/bindings/power/rockchip-cpu-avs.txt
@@ -0,0 +1,37 @@
+Rockchip cpu avs device tree bindings
+-------------------------------------
+
+Under the same frequency, the operating voltage tends to decrease with
+increasing leakage. so it is necessary to adjust opp's voltage according
+to leakage for power.
+
+
+Required properties:
+- compatible: Should be one of the following.
+  - "rockchip,rk3399-cpu-avs" - for RK3399 SoCs.
+- leakage-volt-<name>: Named leakage-volt property. At runtime, the
+  platform can find a cpu's cluster_id according to it's cpu_id and match
+  leakage-volt-<name> property. The property is an array of 3-tuples
+  items, and each item consists of leakage and voltage like
+  <min-leakage-mA max-leakage-mA volt-uV>.
+	min-leakage: minimum leakage in mA, ranges from 0 to 254.
+	max-leakage: maximum leakage in mA, ranges from 0 to 254.
+	volt: voltage offset in mV to apply to the opp table entries.
+
+Example:
+
+	cpu_avs: cpu-avs {
+		compatible = "rockchip,rk3399-cpu-avs";
+		leakage-volt-cluster0 = <
+		/*  mA        mA         uV*/
+		    0         100        0
+		    101       200        (-25000)
+		    201       254        (-50000)
+		>;
+		leakage-volt-cluster1 = <
+		/*  mA        mA         uV*/
+		    0         100        0
+		    101       200        (-25000)
+		    201       254        (-50000)
+		>;
+	};
-- 
1.9.1

  parent reply	other threads:[~2016-08-18  9:00 UTC|newest]

Thread overview: 42+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-08-18  8:52 [PATCH v2 0/4] PM / AVS: add Rockchip cpu avs Finlye Xiao
2016-08-18  8:52 ` Finlye Xiao
2016-08-18  8:52 ` Finlye Xiao
2016-08-18  8:52 ` [PATCH v2 1/4] nvmem: rockchip-efuse: Change initcall to subsys Finlye Xiao
2016-08-18  8:52   ` Finlye Xiao
2016-08-18  8:52   ` Finlye Xiao
2016-08-18 18:28   ` Kevin Hilman
2016-08-18 18:28     ` Kevin Hilman
2016-08-18 18:28     ` Kevin Hilman
2016-08-18 22:29     ` Heiko Stuebner
2016-08-18 22:29       ` Heiko Stuebner
2016-08-18 22:29       ` Heiko Stuebner
2016-08-19 16:19       ` Kevin Hilman
2016-08-19 16:19         ` Kevin Hilman
2016-08-19 16:19         ` Kevin Hilman
2016-08-18  8:52 ` [PATCH v2 2/4] of: introduce of_property_read_s32_index Finlye Xiao
2016-08-18  8:52   ` Finlye Xiao
2016-08-18  8:52   ` Finlye Xiao
2016-08-18  8:52 ` Finlye Xiao [this message]
2016-08-18  8:52   ` [PATCH v2 3/4] dt-bindings: add binding document for Rockchip cpu avs Finlye Xiao
2016-08-18  8:52   ` Finlye Xiao
2016-08-18  8:52 ` [PATCH v2 4/4] PM / AVS: rockchip-cpu-avs: add driver handling " Finlye Xiao
2016-08-18  8:52   ` Finlye Xiao
2016-08-18  8:52   ` Finlye Xiao
2016-08-18 19:02   ` Kevin Hilman
2016-08-18 19:02     ` Kevin Hilman
2016-08-18 19:02     ` Kevin Hilman
2016-08-29  6:08   ` Viresh Kumar
2016-08-29  6:08     ` Viresh Kumar
2016-08-29  6:08     ` Viresh Kumar
2016-09-12 21:55     ` Stephen Boyd
2016-09-12 21:55       ` Stephen Boyd
2016-09-26  3:55       ` Viresh Kumar
2016-09-26  3:55         ` Viresh Kumar
2016-09-26  3:55         ` Viresh Kumar
2016-09-26  8:05         ` Heiko Stuebner
2016-09-26  8:05           ` Heiko Stuebner
2016-09-27  8:40           ` Finley Xiao
2016-09-27  8:40             ` Finley Xiao
2016-09-27  8:40             ` Finley Xiao
2016-09-27 22:14           ` Stephen Boyd
2016-09-27 22:14             ` Stephen Boyd

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1471510341-63926-4-git-send-email-finley.xiao@rock-chips.com \
    --to=finley.xiao@rock-chips.com \
    --cc=dbaryshkov@gmail.com \
    --cc=devicetree@vger.kernel.org \
    --cc=dwmw2@infradead.org \
    --cc=frowand.list@gmail.com \
    --cc=heiko@sntech.de \
    --cc=jay.xu@rock-chips.com \
    --cc=khilman@kernel.org \
    --cc=lin.huang@rock-chips.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pm@vger.kernel.org \
    --cc=linux-rockchip@lists.infradead.org \
    --cc=mark.rutland@arm.com \
    --cc=maxime.ripard@free-electrons.com \
    --cc=nm@ti.com \
    --cc=rjw@rjwysocki.net \
    --cc=robh+dt@kernel.org \
    --cc=rocky.hao@rock-chips.com \
    --cc=sboyd@codeaurora.org \
    --cc=sre@kernel.org \
    --cc=srinivas.kandagatla@linaro.org \
    --cc=tim.chen@rock-chips.com \
    --cc=tony.xie@rock-chips.com \
    --cc=ulysses.huang@rock-chips.com \
    --cc=viresh.kumar@linaro.org \
    --cc=wxt@rock-chips.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.