From: tien.fong.chee at intel.com <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v8 0/7] Add Intel Arria 10 SoC FPGA driver
Date: Tue, 6 Jun 2017 14:35:52 +0800 [thread overview]
Message-ID: <1496730959-13353-1-git-send-email-tien.fong.chee@intel.com> (raw)
From: Tien Fong Chee <tien.fong.chee@intel.com>
This is the 8th version of patchset to adds support for Intel Arria 10 SoC FPGA
driver. This version mainly resolved comments from Marek in [v7] and pulling in
the Intel related FPGA Kconfig conversion patch into this patchset.
This series is working on top of u-boot-socfpga.git - http://git.denx.de/u-boot-socfpga.git
[v7]: https://www.mail-archive.com/u-boot at lists.denx.de/msg251213.html
v7 -> v8 changes:
-----------------
- Pull in the Intel related FPGA Kconfig convertion patch into this patchset
- Changed SPL_FPGA_SUPPORT Macro config header into Kconfig
- Improved the git commit message on patch 5, which has explanation why FPGA build
must be enabled in SPL before applying patch 6 to avoid build failed when the expected
functions in driver/fpga/ is not availabled in SPL.
Patchset history
----------------
[v1]: https://www.mail-archive.com/u-boot at lists.denx.de/msg247788.html
[v2]: https://www.mail-archive.com/u-boot at lists.denx.de/msg248541.html
[v3]: https://www.mail-archive.com/u-boot at lists.denx.de/msg249160.html
[v4]: https://www.mail-archive.com/u-boot at lists.denx.de/msg250149.html
[v5]: https://www.mail-archive.com/u-boot at lists.denx.de/msg250517.html
[v6]: https://www.mail-archive.com/u-boot at lists.denx.de/msg250687.html
Tien Fong Chee (7):
arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset
arm: socfpga: Restructure FPGA driver in the preparation to support
A10
arm: socfpga: Convert all Intel related FPGA configuration to Kconfig
arm: socfpga: Enable FPGA driver on SPL
drivers: Enable FPGA driver build on SPL
arm: socfpga: Move FPGA manager driver to FPGA driver
arm: socfpga: Add FPGA driver support for Arria 10
arch/arm/mach-socfpga/Makefile | 1 -
arch/arm/mach-socfpga/fpga_manager.c | 78 ----
arch/arm/mach-socfpga/include/mach/fpga_manager.h | 70 +--
.../include/mach/fpga_manager_arria10.h | 100 +++++
.../mach/{fpga_manager.h => fpga_manager_gen5.h} | 69 ++-
.../include/mach/reset_manager_arria10.h | 2 +-
arch/arm/mach-socfpga/reset_manager_arria10.c | 4 +-
configs/astro_mcf5373l_defconfig | 1 +
configs/socfpga_arria10_defconfig | 2 +
configs/socfpga_arria5_defconfig | 2 +
configs/socfpga_cyclone5_defconfig | 2 +
configs/socfpga_de0_nano_soc_defconfig | 2 +
configs/socfpga_de10_nano_defconfig | 2 +
configs/socfpga_de1_soc_defconfig | 2 +
configs/socfpga_is1_defconfig | 2 +
configs/socfpga_mcvevk_defconfig | 2 +
configs/socfpga_sockit_defconfig | 2 +
configs/socfpga_socrates_defconfig | 2 +
configs/socfpga_sr1500_defconfig | 2 +
configs/socfpga_vining_fpga_defconfig | 2 +
configs/theadorable_debug_defconfig | 1 +
configs/theadorable_defconfig | 1 +
drivers/Makefile | 1 +
drivers/fpga/Kconfig | 8 +
drivers/fpga/Makefile | 2 +
drivers/fpga/socfpga.c | 241 +----------
drivers/fpga/socfpga_arria10.c | 479 +++++++++++++++++++++
drivers/fpga/{socfpga.c => socfpga_gen5.c} | 98 ++---
include/configs/astro_mcf5373l.h | 2 -
include/configs/socfpga_common.h | 6 +-
include/configs/theadorable.h | 2 -
31 files changed, 719 insertions(+), 471 deletions(-)
delete mode 100644 arch/arm/mach-socfpga/fpga_manager.c
create mode 100644 arch/arm/mach-socfpga/include/mach/fpga_manager_arria10.h
copy arch/arm/mach-socfpga/include/mach/{fpga_manager.h => fpga_manager_gen5.h} (57%)
create mode 100644 drivers/fpga/socfpga_arria10.c
copy drivers/fpga/{socfpga.c => socfpga_gen5.c} (85%)
--
2.2.0
next reply other threads:[~2017-06-06 6:35 UTC|newest]
Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-06-06 6:35 tien.fong.chee at intel.com [this message]
2017-06-06 6:35 ` [U-Boot] [PATCH v8 1/7] arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset tien.fong.chee at intel.com
2017-06-06 6:35 ` [U-Boot] [PATCH v8 2/7] arm: socfpga: Restructure FPGA driver in the preparation to support A10 tien.fong.chee at intel.com
2017-06-06 6:35 ` [U-Boot] [PATCH v8 3/7] arm: socfpga: Convert all Intel related FPGA configuration to Kconfig tien.fong.chee at intel.com
2017-06-06 7:57 ` Marek Vasut
2017-06-06 8:16 ` Chee, Tien Fong
2017-06-06 8:32 ` Marek Vasut
2017-06-06 8:48 ` Chee, Tien Fong
2017-06-06 8:53 ` Marek Vasut
2017-06-06 9:40 ` Chee, Tien Fong
2017-06-06 6:35 ` [U-Boot] [PATCH v8 4/7] arm: socfpga: Enable FPGA driver on SPL tien.fong.chee at intel.com
2017-06-06 8:03 ` Marek Vasut
2017-06-06 8:19 ` Chee, Tien Fong
2017-06-06 8:35 ` Marek Vasut
2017-06-06 9:36 ` Chee, Tien Fong
2017-06-06 9:41 ` Marek Vasut
2017-06-06 9:46 ` Chee, Tien Fong
2017-06-06 9:50 ` Marek Vasut
2017-06-07 3:06 ` Chee, Tien Fong
2017-06-07 6:36 ` Marek Vasut
2017-06-07 8:04 ` Chee, Tien Fong
2017-06-07 11:26 ` Chee, Tien Fong
2017-06-07 12:31 ` Marek Vasut
2017-06-08 3:40 ` Chee, Tien Fong
2017-06-08 12:14 ` Marek Vasut
2017-06-09 3:39 ` Chee, Tien Fong
2017-06-09 8:25 ` Marek Vasut
2017-06-09 13:52 ` Dinh Nguyen
2017-06-12 8:38 ` Chee, Tien Fong
2017-06-13 3:26 ` Chee, Tien Fong
2017-06-13 9:05 ` Marek Vasut
2017-06-14 5:35 ` Chee, Tien Fong
2017-06-19 10:32 ` Chee, Tien Fong
2017-06-19 13:18 ` Dinh Nguyen
2017-06-07 12:30 ` Marek Vasut
2017-06-06 6:35 ` [U-Boot] [PATCH v8 5/7] drivers: Enable FPGA driver build " tien.fong.chee at intel.com
2017-06-06 8:03 ` Marek Vasut
2017-06-06 8:26 ` Chee, Tien Fong
2017-06-06 8:35 ` Marek Vasut
2017-06-06 9:38 ` Chee, Tien Fong
2017-06-06 6:35 ` [U-Boot] [PATCH v8 6/7] arm: socfpga: Move FPGA manager driver to FPGA driver tien.fong.chee at intel.com
2017-06-06 6:35 ` [U-Boot] [PATCH v8 7/7] arm: socfpga: Add FPGA driver support for Arria 10 tien.fong.chee at intel.com
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1496730959-13353-1-git-send-email-tien.fong.chee@intel.com \
--to=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.