From: Jacob Pan <jacob.jun.pan@linux.intel.com> To: iommu@lists.linux-foundation.org, LKML <linux-kernel@vger.kernel.org>, Joerg Roedel <joro@8bytes.org>, David Woodhouse <dwmw2@infradead.org>, Eric Auger <eric.auger@redhat.com>, Alex Williamson <alex.williamson@redhat.com>, Jean-Philippe Brucker <jean-philippe.brucker@arm.com> Cc: "Yi Liu" <yi.l.liu@intel.com>, "Tian, Kevin" <kevin.tian@intel.com>, Raj Ashok <ashok.raj@intel.com>, "Christoph Hellwig" <hch@infradead.org>, "Lu Baolu" <baolu.lu@linux.intel.com>, Andriy Shevchenko <andriy.shevchenko@linux.intel.com>, Jacob Pan <jacob.jun.pan@linux.intel.com> Subject: [PATCH v3 00/16] Shared virtual address IOMMU and VT-d support Date: Fri, 3 May 2019 15:32:01 -0700 [thread overview] Message-ID: <1556922737-76313-1-git-send-email-jacob.jun.pan@linux.intel.com> (raw) Shared virtual address (SVA), a.k.a, Shared virtual memory (SVM) on Intel platforms allow address space sharing between device DMA and applications. SVA can reduce programming complexity and enhance security. This series is intended to enable SVA virtualization, i.e. shared guest application address space and physical device DMA address. Only IOMMU portion of the changes are included in this series. Additional support is needed in VFIO and QEMU (will be submitted separately) to complete this functionality. To make incremental changes and reduce the size of each patchset. This series does not inlcude support for page request services. In VT-d implementation, PASID table is per device and maintained in the host. Guest PASID table is shadowed in VMM where virtual IOMMU is emulated. .-------------. .---------------------------. | vIOMMU | | Guest process CR3, FL only| | | '---------------------------' .----------------/ | PASID Entry |--- PASID cache flush - '-------------' | | | V | | CR3 in GPA '-------------' Guest ------| Shadow |--------------------------|-------- v v v Host .-------------. .----------------------. | pIOMMU | | Bind FL for GVA-GPA | | | '----------------------' .----------------/ | | PASID Entry | V (Nested xlate) '----------------\.------------------------------. | | |SL for GPA-HPA, default domain| | | '------------------------------' '-------------' Where: - FL = First level/stage one page tables - SL = Second level/stage two page tables This work is based on collaboration with other developers on the IOMMU mailing list. Notably, [1] [PATCH v6 00/22] SMMUv3 Nested Stage Setup by Eric Auger https://lkml.org/lkml/2019/3/17/124 [2] [RFC PATCH 2/6] drivers core: Add I/O ASID allocator by Jean-Philippe Brucker https://www.spinics.net/lists/iommu/msg30639.html [3] [RFC PATCH 0/5] iommu: APIs for paravirtual PASID allocation by Lu Baolu https://lkml.org/lkml/2018/11/12/1921 [4] [PATCH v5 00/23] IOMMU and VT-d driver support for Shared Virtual Address (SVA) https://lwn.net/Articles/754331/ There are roughly three parts: 1. Generic PASID allocator [1] with extension to support custom allocator 2. IOMMU cache invalidation passdown from guest to host 3. Guest PASID bind for nested translation All generic IOMMU APIs are reused from [1], which has a v7 just published with no real impact to the patches used here. It is worth noting that unlike sMMU nested stage setup, where PASID table is owned by the guest, VT-d PASID table is owned by the host, individual PASIDs are bound instead of the PASID table. This series is based on the new VT-d 3.0 Specification (https://software.intel.com/sites/default/files/managed/c5/15/vt-directed-io-spec.pdf). This is different than the older series in [4] which was based on the older specification that does not have scalable mode. ChangeLog: - V3 - Addressed thorough review comments from Eric Auger (Thank you!) - Moved IOASID allocator from driver core to IOMMU code per suggestion by Christoph Hellwig (https://lkml.org/lkml/2019/4/26/462) - Rebased on top of Jean's SVA API branch and Eric's v7[1] (git://linux-arm.org/linux-jpb.git sva/api) - All IOMMU APIs are unmodified (except the new bind guest PASID call in patch 9/16) - V2 - Rebased on Joerg's IOMMU x86/vt-d branch v5.1-rc4 - Integrated with Eric Auger's new v7 series for common APIs (https://github.com/eauger/linux/tree/v5.1-rc3-2stage-v7) - Addressed review comments from Andy Shevchenko and Alex Williamson on IOASID custom allocator. - Support multiple custom IOASID allocators (vIOMMUs) and dynamic registration. Jacob Pan (13): iommu: Introduce attach/detach_pasid_table API ioasid: Add custom IOASID allocator iommu/vt-d: Add custom allocator for IOASID iommu/vtd: Optimize tlb invalidation for vIOMMU iommu/vt-d: Replace Intel specific PASID allocator with IOASID iommu: Introduce guest PASID bind function iommu/vt-d: Move domain helper to header iommu/vt-d: Avoid duplicated code for PASID setup iommu/vt-d: Add nested translation helper function iommu/vt-d: Clean up for SVM device list iommu/vt-d: Add bind guest PASID support iommu/vt-d: Support flushing more translation cache types iommu/vt-d: Add svm/sva invalidate function Jean-Philippe Brucker (1): iommu: Add I/O ASID allocator Liu, Yi L (1): iommu: Introduce cache_invalidate API Lu Baolu (1): iommu/vt-d: Enlightened PASID allocation drivers/iommu/Kconfig | 7 ++ drivers/iommu/Makefile | 1 + drivers/iommu/dmar.c | 50 ++++++++ drivers/iommu/intel-iommu.c | 241 ++++++++++++++++++++++++++++++++++-- drivers/iommu/intel-pasid.c | 223 +++++++++++++++++++++++++-------- drivers/iommu/intel-pasid.h | 24 +++- drivers/iommu/intel-svm.c | 293 +++++++++++++++++++++++++++++++++++--------- drivers/iommu/ioasid.c | 265 +++++++++++++++++++++++++++++++++++++++ drivers/iommu/iommu.c | 53 ++++++++ include/linux/intel-iommu.h | 41 ++++++- include/linux/intel-svm.h | 7 ++ include/linux/ioasid.h | 67 ++++++++++ include/linux/iommu.h | 43 ++++++- include/uapi/linux/iommu.h | 140 +++++++++++++++++++++ 14 files changed, 1328 insertions(+), 127 deletions(-) create mode 100644 drivers/iommu/ioasid.c create mode 100644 include/linux/ioasid.h -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: Jacob Pan <jacob.jun.pan@linux.intel.com> To: iommu@lists.linux-foundation.org, LKML <linux-kernel@vger.kernel.org>, Joerg Roedel <joro@8bytes.org>, David Woodhouse <dwmw2@infradead.org>, Eric Auger <eric.auger@redhat.com>, Alex Williamson <alex.williamson@redhat.com>, Jean-Philippe Brucker <jean-philippe.brucker@arm.com> Cc: "Tian, Kevin" <kevin.tian@intel.com>, Raj Ashok <ashok.raj@intel.com>, Andriy Shevchenko <andriy.shevchenko@linux.intel.com> Subject: [PATCH v3 00/16] Shared virtual address IOMMU and VT-d support Date: Fri, 3 May 2019 15:32:01 -0700 [thread overview] Message-ID: <1556922737-76313-1-git-send-email-jacob.jun.pan@linux.intel.com> (raw) Shared virtual address (SVA), a.k.a, Shared virtual memory (SVM) on Intel platforms allow address space sharing between device DMA and applications. SVA can reduce programming complexity and enhance security. This series is intended to enable SVA virtualization, i.e. shared guest application address space and physical device DMA address. Only IOMMU portion of the changes are included in this series. Additional support is needed in VFIO and QEMU (will be submitted separately) to complete this functionality. To make incremental changes and reduce the size of each patchset. This series does not inlcude support for page request services. In VT-d implementation, PASID table is per device and maintained in the host. Guest PASID table is shadowed in VMM where virtual IOMMU is emulated. .-------------. .---------------------------. | vIOMMU | | Guest process CR3, FL only| | | '---------------------------' .----------------/ | PASID Entry |--- PASID cache flush - '-------------' | | | V | | CR3 in GPA '-------------' Guest ------| Shadow |--------------------------|-------- v v v Host .-------------. .----------------------. | pIOMMU | | Bind FL for GVA-GPA | | | '----------------------' .----------------/ | | PASID Entry | V (Nested xlate) '----------------\.------------------------------. | | |SL for GPA-HPA, default domain| | | '------------------------------' '-------------' Where: - FL = First level/stage one page tables - SL = Second level/stage two page tables This work is based on collaboration with other developers on the IOMMU mailing list. Notably, [1] [PATCH v6 00/22] SMMUv3 Nested Stage Setup by Eric Auger https://lkml.org/lkml/2019/3/17/124 [2] [RFC PATCH 2/6] drivers core: Add I/O ASID allocator by Jean-Philippe Brucker https://www.spinics.net/lists/iommu/msg30639.html [3] [RFC PATCH 0/5] iommu: APIs for paravirtual PASID allocation by Lu Baolu https://lkml.org/lkml/2018/11/12/1921 [4] [PATCH v5 00/23] IOMMU and VT-d driver support for Shared Virtual Address (SVA) https://lwn.net/Articles/754331/ There are roughly three parts: 1. Generic PASID allocator [1] with extension to support custom allocator 2. IOMMU cache invalidation passdown from guest to host 3. Guest PASID bind for nested translation All generic IOMMU APIs are reused from [1], which has a v7 just published with no real impact to the patches used here. It is worth noting that unlike sMMU nested stage setup, where PASID table is owned by the guest, VT-d PASID table is owned by the host, individual PASIDs are bound instead of the PASID table. This series is based on the new VT-d 3.0 Specification (https://software.intel.com/sites/default/files/managed/c5/15/vt-directed-io-spec.pdf). This is different than the older series in [4] which was based on the older specification that does not have scalable mode. ChangeLog: - V3 - Addressed thorough review comments from Eric Auger (Thank you!) - Moved IOASID allocator from driver core to IOMMU code per suggestion by Christoph Hellwig (https://lkml.org/lkml/2019/4/26/462) - Rebased on top of Jean's SVA API branch and Eric's v7[1] (git://linux-arm.org/linux-jpb.git sva/api) - All IOMMU APIs are unmodified (except the new bind guest PASID call in patch 9/16) - V2 - Rebased on Joerg's IOMMU x86/vt-d branch v5.1-rc4 - Integrated with Eric Auger's new v7 series for common APIs (https://github.com/eauger/linux/tree/v5.1-rc3-2stage-v7) - Addressed review comments from Andy Shevchenko and Alex Williamson on IOASID custom allocator. - Support multiple custom IOASID allocators (vIOMMUs) and dynamic registration. Jacob Pan (13): iommu: Introduce attach/detach_pasid_table API ioasid: Add custom IOASID allocator iommu/vt-d: Add custom allocator for IOASID iommu/vtd: Optimize tlb invalidation for vIOMMU iommu/vt-d: Replace Intel specific PASID allocator with IOASID iommu: Introduce guest PASID bind function iommu/vt-d: Move domain helper to header iommu/vt-d: Avoid duplicated code for PASID setup iommu/vt-d: Add nested translation helper function iommu/vt-d: Clean up for SVM device list iommu/vt-d: Add bind guest PASID support iommu/vt-d: Support flushing more translation cache types iommu/vt-d: Add svm/sva invalidate function Jean-Philippe Brucker (1): iommu: Add I/O ASID allocator Liu, Yi L (1): iommu: Introduce cache_invalidate API Lu Baolu (1): iommu/vt-d: Enlightened PASID allocation drivers/iommu/Kconfig | 7 ++ drivers/iommu/Makefile | 1 + drivers/iommu/dmar.c | 50 ++++++++ drivers/iommu/intel-iommu.c | 241 ++++++++++++++++++++++++++++++++++-- drivers/iommu/intel-pasid.c | 223 +++++++++++++++++++++++++-------- drivers/iommu/intel-pasid.h | 24 +++- drivers/iommu/intel-svm.c | 293 +++++++++++++++++++++++++++++++++++--------- drivers/iommu/ioasid.c | 265 +++++++++++++++++++++++++++++++++++++++ drivers/iommu/iommu.c | 53 ++++++++ include/linux/intel-iommu.h | 41 ++++++- include/linux/intel-svm.h | 7 ++ include/linux/ioasid.h | 67 ++++++++++ include/linux/iommu.h | 43 ++++++- include/uapi/linux/iommu.h | 140 +++++++++++++++++++++ 14 files changed, 1328 insertions(+), 127 deletions(-) create mode 100644 drivers/iommu/ioasid.c create mode 100644 include/linux/ioasid.h -- 2.7.4 _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu
next reply other threads:[~2019-05-03 22:29 UTC|newest] Thread overview: 104+ messages / expand[flat|nested] mbox.gz Atom feed top 2019-05-03 22:32 Jacob Pan [this message] 2019-05-03 22:32 ` [PATCH v3 00/16] Shared virtual address IOMMU and VT-d support Jacob Pan 2019-05-03 22:32 ` [PATCH v3 01/16] iommu: Introduce attach/detach_pasid_table API Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 02/16] iommu: Introduce cache_invalidate API Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-13 9:14 ` Auger Eric 2019-05-13 9:14 ` Auger Eric 2019-05-13 11:20 ` Jean-Philippe Brucker 2019-05-13 11:20 ` Jean-Philippe Brucker 2019-05-13 16:50 ` Auger Eric 2019-05-13 16:50 ` Auger Eric 2019-05-13 17:09 ` Jean-Philippe Brucker 2019-05-13 17:09 ` Jean-Philippe Brucker 2019-05-13 22:16 ` Jacob Pan 2019-05-13 22:16 ` Jacob Pan 2019-05-14 7:36 ` Auger Eric 2019-05-14 7:36 ` Auger Eric 2019-05-14 10:41 ` Jean-Philippe Brucker 2019-05-14 10:41 ` Jean-Philippe Brucker 2019-05-14 17:44 ` Jacob Pan 2019-05-14 17:44 ` Jacob Pan 2019-05-14 17:57 ` Jacob Pan 2019-05-14 17:57 ` Jacob Pan 2019-05-15 11:03 ` Jean-Philippe Brucker 2019-05-15 11:03 ` Jean-Philippe Brucker 2019-05-15 14:47 ` Tian, Kevin 2019-05-15 14:47 ` Tian, Kevin 2019-05-15 15:25 ` Jean-Philippe Brucker 2019-05-15 15:25 ` Jean-Philippe Brucker 2019-05-14 7:46 ` Auger Eric 2019-05-14 7:46 ` Auger Eric 2019-05-14 10:42 ` Jean-Philippe Brucker 2019-05-14 10:42 ` Jean-Philippe Brucker 2019-05-14 11:02 ` Auger Eric 2019-05-14 11:02 ` Auger Eric 2019-05-14 17:55 ` Jacob Pan 2019-05-14 17:55 ` Jacob Pan 2019-05-15 15:52 ` Jean-Philippe Brucker 2019-05-15 15:52 ` Jean-Philippe Brucker 2019-05-15 16:25 ` Jacob Pan 2019-05-15 16:25 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 03/16] iommu: Add I/O ASID allocator Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-21 8:21 ` Auger Eric 2019-05-21 8:21 ` Auger Eric 2019-05-21 17:03 ` Jacob Pan 2019-05-21 17:03 ` Jacob Pan 2019-05-22 12:19 ` Jean-Philippe Brucker 2019-05-22 12:19 ` Jean-Philippe Brucker 2019-05-21 9:41 ` Auger Eric 2019-05-21 9:41 ` Auger Eric 2019-05-21 17:05 ` Jacob Pan 2019-05-21 17:05 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 04/16] ioasid: Add custom IOASID allocator Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-21 9:55 ` Auger Eric 2019-05-21 9:55 ` Auger Eric 2019-05-22 19:42 ` Jacob Pan 2019-05-22 19:42 ` Jacob Pan 2019-05-23 7:14 ` Auger Eric 2019-05-23 7:14 ` Auger Eric 2019-05-23 15:40 ` Jacob Pan 2019-05-23 15:40 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 05/16] iommu/vt-d: Enlightened PASID allocation Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 06/16] iommu/vt-d: Add custom allocator for IOASID Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 07/16] iommu/vtd: Optimize tlb invalidation for vIOMMU Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 08/16] iommu/vt-d: Replace Intel specific PASID allocator with IOASID Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 09/16] iommu: Introduce guest PASID bind function Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-16 14:14 ` Jean-Philippe Brucker 2019-05-16 14:14 ` Jean-Philippe Brucker 2019-05-16 16:14 ` Jacob Pan 2019-05-16 16:14 ` Jacob Pan 2019-05-20 19:22 ` Jacob Pan 2019-05-20 19:22 ` Jacob Pan 2019-05-21 16:09 ` Jean-Philippe Brucker 2019-05-21 16:09 ` Jean-Philippe Brucker 2019-05-21 22:50 ` Jacob Pan 2019-05-21 22:50 ` Jacob Pan 2019-05-22 15:05 ` Jean-Philippe Brucker 2019-05-22 15:05 ` Jean-Philippe Brucker 2019-05-22 17:15 ` Jacob Pan 2019-05-22 17:15 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 10/16] iommu/vt-d: Move domain helper to header Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 11/16] iommu/vt-d: Avoid duplicated code for PASID setup Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 12/16] iommu/vt-d: Add nested translation helper function Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 13/16] iommu/vt-d: Clean up for SVM device list Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 14/16] iommu/vt-d: Add bind guest PASID support Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 15/16] iommu/vt-d: Support flushing more translation cache types Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-03 22:32 ` [PATCH v3 16/16] iommu/vt-d: Add svm/sva invalidate function Jacob Pan 2019-05-03 22:32 ` Jacob Pan 2019-05-15 16:31 ` [PATCH v3 00/16] Shared virtual address IOMMU and VT-d support Jacob Pan 2019-05-15 16:31 ` Jacob Pan
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1556922737-76313-1-git-send-email-jacob.jun.pan@linux.intel.com \ --to=jacob.jun.pan@linux.intel.com \ --cc=alex.williamson@redhat.com \ --cc=andriy.shevchenko@linux.intel.com \ --cc=ashok.raj@intel.com \ --cc=baolu.lu@linux.intel.com \ --cc=dwmw2@infradead.org \ --cc=eric.auger@redhat.com \ --cc=hch@infradead.org \ --cc=iommu@lists.linux-foundation.org \ --cc=jean-philippe.brucker@arm.com \ --cc=joro@8bytes.org \ --cc=kevin.tian@intel.com \ --cc=linux-kernel@vger.kernel.org \ --cc=yi.l.liu@intel.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.