From: Will Deacon <will@kernel.org>
To: Suzuki K Poulose <suzuki.poulose@arm.com>, mathieu.poirier@linaro.org
Cc: catalin.marinas@arm.com, kernel-team@android.com,
Will Deacon <will@kernel.org>,
maz@kernel.org, leo.yan@linaro.org, coresight@lists.linaro.org,
linux-kernel@vger.kernel.org, anshuman.khandual@arm.com,
linux-arm-kernel@lists.infradead.org, mike.leach@linaro.org
Subject: Re: [PATCH v6 00/15] arm64: Self-hosted trace related errata workarounds
Date: Thu, 21 Oct 2021 18:11:17 +0100 [thread overview]
Message-ID: <163483495815.3806064.5821399518548380891.b4-ty@kernel.org> (raw)
In-Reply-To: <20211019163153.3692640-1-suzuki.poulose@arm.com>
On Tue, 19 Oct 2021 17:31:38 +0100, Suzuki K Poulose wrote:
> This series adds CPU erratum work arounds related to the self-hosted
> tracing. The list of affected errata handled in this series are :
>
> * TRBE may overwrite trace in FILL mode
> - Arm Neoverse-N2 #2139208
> - Cortex-A710 #211985
>
> [...]
Applied first four patches to arm64 (for-next/trbe-errata), thanks!
[01/15] arm64: Add Neoverse-N2, Cortex-A710 CPU part definition
https://git.kernel.org/arm64/c/2d0d656700d6
[02/15] arm64: errata: Add detection for TRBE overwrite in FILL mode
https://git.kernel.org/arm64/c/b9d216fcef42
[03/15] arm64: errata: Add workaround for TSB flush failures
https://git.kernel.org/arm64/c/fa82d0b4b833
[04/15] arm64: errata: Add detection for TRBE write to out-of-range
https://git.kernel.org/arm64/c/8d81b2a38ddf
Mathieu -- feel free to pull this into the coresight tree, as I won't be
rebasing it.
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
WARNING: multiple messages have this Message-ID (diff)
From: Will Deacon <will@kernel.org>
To: Suzuki K Poulose <suzuki.poulose@arm.com>, mathieu.poirier@linaro.org
Cc: catalin.marinas@arm.com, kernel-team@android.com,
Will Deacon <will@kernel.org>,
maz@kernel.org, leo.yan@linaro.org, coresight@lists.linaro.org,
linux-kernel@vger.kernel.org, anshuman.khandual@arm.com,
linux-arm-kernel@lists.infradead.org, mike.leach@linaro.org
Subject: Re: [PATCH v6 00/15] arm64: Self-hosted trace related errata workarounds
Date: Thu, 21 Oct 2021 18:11:17 +0100 [thread overview]
Message-ID: <163483495815.3806064.5821399518548380891.b4-ty@kernel.org> (raw)
In-Reply-To: <20211019163153.3692640-1-suzuki.poulose@arm.com>
On Tue, 19 Oct 2021 17:31:38 +0100, Suzuki K Poulose wrote:
> This series adds CPU erratum work arounds related to the self-hosted
> tracing. The list of affected errata handled in this series are :
>
> * TRBE may overwrite trace in FILL mode
> - Arm Neoverse-N2 #2139208
> - Cortex-A710 #211985
>
> [...]
Applied first four patches to arm64 (for-next/trbe-errata), thanks!
[01/15] arm64: Add Neoverse-N2, Cortex-A710 CPU part definition
https://git.kernel.org/arm64/c/2d0d656700d6
[02/15] arm64: errata: Add detection for TRBE overwrite in FILL mode
https://git.kernel.org/arm64/c/b9d216fcef42
[03/15] arm64: errata: Add workaround for TSB flush failures
https://git.kernel.org/arm64/c/fa82d0b4b833
[04/15] arm64: errata: Add detection for TRBE write to out-of-range
https://git.kernel.org/arm64/c/8d81b2a38ddf
Mathieu -- feel free to pull this into the coresight tree, as I won't be
rebasing it.
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-10-21 17:11 UTC|newest]
Thread overview: 54+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-10-19 16:31 [PATCH v6 00/15] arm64: Self-hosted trace related errata workarounds Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 01/15] arm64: Add Neoverse-N2, Cortex-A710 CPU part definition Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 02/15] arm64: errata: Add detection for TRBE overwrite in FILL mode Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 03/15] arm64: errata: Add workaround for TSB flush failures Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 04/15] arm64: errata: Add detection for TRBE write to out-of-range Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 05/15] coresight: trbe: Add a helper to calculate the trace generated Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 06/15] coresight: trbe: Add a helper to pad a given buffer area Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 07/15] coresight: trbe: Decouple buffer base from the hardware base Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 08/15] coresight: trbe: Allow driver to choose a different alignment Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 09/15] coresight: trbe: Add infrastructure for Errata handling Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 10/15] coresight: trbe: Workaround TRBE errata overwrite in FILL mode Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 11/15] coresight: trbe: Add a helper to determine the minimum buffer size Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 12/15] coresight: trbe: Make sure we have enough space Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 13/15] coresight: trbe: Work around write to out of range Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 14/15] arm64: errata: Enable workaround for TRBE overwrite in FILL mode Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-19 16:31 ` [PATCH v6 15/15] arm64: errata: Enable TRBE workaround for write to out-of-range address Suzuki K Poulose
2021-10-19 16:31 ` Suzuki K Poulose
2021-10-20 15:42 ` [PATCH v6 00/15] arm64: Self-hosted trace related errata workarounds Mathieu Poirier
2021-10-20 15:42 ` Mathieu Poirier
2021-10-21 8:53 ` Will Deacon
2021-10-21 8:53 ` Will Deacon
2021-10-21 16:35 ` Mathieu Poirier
2021-10-21 16:35 ` Mathieu Poirier
2021-10-21 16:47 ` Will Deacon
2021-10-21 16:47 ` Will Deacon
2021-10-21 17:11 ` Mathieu Poirier
2021-10-21 17:11 ` Mathieu Poirier
2021-10-21 21:42 ` Suzuki K Poulose
2021-10-21 21:42 ` Suzuki K Poulose
2021-10-22 7:14 ` Greg KH
2021-10-22 7:14 ` Greg KH
2021-10-22 15:13 ` Mathieu Poirier
2021-10-22 15:13 ` Mathieu Poirier
2021-10-22 15:27 ` Mathieu Poirier
2021-10-22 15:27 ` Mathieu Poirier
2021-10-23 8:58 ` Greg KH
2021-10-23 8:58 ` Greg KH
2021-10-21 17:11 ` Will Deacon [this message]
2021-10-21 17:11 ` Will Deacon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=163483495815.3806064.5821399518548380891.b4-ty@kernel.org \
--to=will@kernel.org \
--cc=anshuman.khandual@arm.com \
--cc=catalin.marinas@arm.com \
--cc=coresight@lists.linaro.org \
--cc=kernel-team@android.com \
--cc=leo.yan@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mathieu.poirier@linaro.org \
--cc=maz@kernel.org \
--cc=mike.leach@linaro.org \
--cc=suzuki.poulose@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.