From: Icenowy Zheng <icenowy-ymACFijhrKM@public.gmane.org> To: Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>, Maxime Ripard <maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>, Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org> Cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org, Icenowy Zheng <icenowy-ymACFijhrKM@public.gmane.org> Subject: [PATCH v2 1/5] dt-bindings: update device tree binding for Allwinner PRCM CCUs Date: Thu, 16 Mar 2017 01:28:04 +0800 [thread overview] Message-ID: <20170315172808.64011-2-icenowy@aosc.xyz> (raw) In-Reply-To: <20170315172808.64011-1-icenowy-ymACFijhrKM@public.gmane.org> Many Allwinner SoCs after A31 have a CCU in PRCM block. Give the ones on H3 and A64 compatible strings. Signed-off-by: Icenowy Zheng <icenowy-ymACFijhrKM@public.gmane.org> --- Changes in v2: - Add iosc for R_CCU's on H3/A64. (A31, A23 and A33 seem to have different clock for mux 3 of ar100 clk. Investgations are needed for them.) Documentation/devicetree/bindings/clock/sunxi-ccu.txt | 18 +++++++++++++++++- 1 file changed, 17 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/sunxi-ccu.txt b/Documentation/devicetree/bindings/clock/sunxi-ccu.txt index 68512aa398a9..4a4addff595d 100644 --- a/Documentation/devicetree/bindings/clock/sunxi-ccu.txt +++ b/Documentation/devicetree/bindings/clock/sunxi-ccu.txt @@ -7,9 +7,11 @@ Required properties : - "allwinner,sun8i-a23-ccu" - "allwinner,sun8i-a33-ccu" - "allwinner,sun8i-h3-ccu" + - "allwinner,sun8i-h3-r-ccu" - "allwinner,sun8i-v3s-ccu" - "allwinner,sun9i-a80-ccu" - "allwinner,sun50i-a64-ccu" + - "allwinner,sun50i-a64-r-ccu" - "allwinner,sun50i-h5-ccu" - reg: Must contain the registers base address and length @@ -20,7 +22,11 @@ Required properties : - #clock-cells : must contain 1 - #reset-cells : must contain 1 -Example: +For the PRCM CCUs on H3/A64, one more clock is needed: +- "iosc": another frequency oscillator used for CPUS (usually at 32000Hz, + not the same with losc) + +Example for generic CCU: ccu: clock@01c20000 { compatible = "allwinner,sun8i-h3-ccu"; reg = <0x01c20000 0x400>; @@ -29,3 +35,13 @@ ccu: clock@01c20000 { #clock-cells = <1>; #reset-cells = <1>; }; + +Example for PRCM CCU: +r_ccu: clock@01f01400 { + compatible = "allwinner,sun50i-a64-r-ccu"; + reg = <0x01f01400 0x100>; + clocks = <&osc24M>, <&osc32k>, <&osc32000>; + clock-names = "hosc", "losc", "iosc"; + #clock-cells = <1>; + #reset-cells = <1>; +}; -- 2.12.0
WARNING: multiple messages have this Message-ID (diff)
From: icenowy@aosc.xyz (Icenowy Zheng) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 1/5] dt-bindings: update device tree binding for Allwinner PRCM CCUs Date: Thu, 16 Mar 2017 01:28:04 +0800 [thread overview] Message-ID: <20170315172808.64011-2-icenowy@aosc.xyz> (raw) In-Reply-To: <20170315172808.64011-1-icenowy@aosc.xyz> Many Allwinner SoCs after A31 have a CCU in PRCM block. Give the ones on H3 and A64 compatible strings. Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz> --- Changes in v2: - Add iosc for R_CCU's on H3/A64. (A31, A23 and A33 seem to have different clock for mux 3 of ar100 clk. Investgations are needed for them.) Documentation/devicetree/bindings/clock/sunxi-ccu.txt | 18 +++++++++++++++++- 1 file changed, 17 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/sunxi-ccu.txt b/Documentation/devicetree/bindings/clock/sunxi-ccu.txt index 68512aa398a9..4a4addff595d 100644 --- a/Documentation/devicetree/bindings/clock/sunxi-ccu.txt +++ b/Documentation/devicetree/bindings/clock/sunxi-ccu.txt @@ -7,9 +7,11 @@ Required properties : - "allwinner,sun8i-a23-ccu" - "allwinner,sun8i-a33-ccu" - "allwinner,sun8i-h3-ccu" + - "allwinner,sun8i-h3-r-ccu" - "allwinner,sun8i-v3s-ccu" - "allwinner,sun9i-a80-ccu" - "allwinner,sun50i-a64-ccu" + - "allwinner,sun50i-a64-r-ccu" - "allwinner,sun50i-h5-ccu" - reg: Must contain the registers base address and length @@ -20,7 +22,11 @@ Required properties : - #clock-cells : must contain 1 - #reset-cells : must contain 1 -Example: +For the PRCM CCUs on H3/A64, one more clock is needed: +- "iosc": another frequency oscillator used for CPUS (usually at 32000Hz, + not the same with losc) + +Example for generic CCU: ccu: clock at 01c20000 { compatible = "allwinner,sun8i-h3-ccu"; reg = <0x01c20000 0x400>; @@ -29,3 +35,13 @@ ccu: clock at 01c20000 { #clock-cells = <1>; #reset-cells = <1>; }; + +Example for PRCM CCU: +r_ccu: clock at 01f01400 { + compatible = "allwinner,sun50i-a64-r-ccu"; + reg = <0x01f01400 0x100>; + clocks = <&osc24M>, <&osc32k>, <&osc32000>; + clock-names = "hosc", "losc", "iosc"; + #clock-cells = <1>; + #reset-cells = <1>; +}; -- 2.12.0
next prev parent reply other threads:[~2017-03-15 17:28 UTC|newest] Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-03-15 17:28 [PATCH v2 0/5] Add support for the R_CCU on Allwinner H3/A64 SoCs Icenowy Zheng 2017-03-15 17:28 ` Icenowy Zheng [not found] ` <20170315172808.64011-1-icenowy-ymACFijhrKM@public.gmane.org> 2017-03-15 17:28 ` Icenowy Zheng [this message] 2017-03-15 17:28 ` [PATCH v2 1/5] dt-bindings: update device tree binding for Allwinner PRCM CCUs Icenowy Zheng 2017-03-21 7:41 ` Maxime Ripard 2017-03-21 7:41 ` Maxime Ripard 2017-03-21 7:41 ` Maxime Ripard 2017-03-21 18:22 ` Icenowy Zheng 2017-03-21 18:22 ` Icenowy Zheng 2017-03-22 20:09 ` Maxime Ripard 2017-03-22 20:09 ` Maxime Ripard 2017-03-22 20:09 ` Maxime Ripard 2017-03-22 23:17 ` Icenowy Zheng 2017-03-22 23:17 ` Icenowy Zheng 2017-03-26 13:10 ` Maxime Ripard 2017-03-26 13:10 ` Maxime Ripard 2017-03-26 13:10 ` Maxime Ripard 2017-03-15 17:28 ` [PATCH v2 2/5] clk: sunxi-ng: add support for " Icenowy Zheng 2017-03-15 17:28 ` Icenowy Zheng 2017-03-15 17:28 ` [PATCH v2 3/5] arm64: allwinner: a64: add r_ccu node Icenowy Zheng 2017-03-15 17:28 ` Icenowy Zheng 2017-03-15 17:28 ` [PATCH v2 4/5] ARM: sun8i: h3: switch apb0-related clocks to r_ccu Icenowy Zheng 2017-03-15 17:28 ` Icenowy Zheng 2017-03-15 17:28 ` [PATCH v2 5/5] arm64: allwinner: a64: add R_PIO pinctrl node Icenowy Zheng 2017-03-15 17:28 ` Icenowy Zheng 2017-03-27 9:11 [PATCH v2 1/5] dt-bindings: update device tree binding for Allwinner PRCM CCUs Icenowy Zheng 2017-03-27 9:11 Icenowy Zheng 2017-03-27 13:47 ` Maxime Ripard 2017-03-27 13:47 ` Maxime Ripard 2017-03-27 13:47 ` Maxime Ripard 2017-03-27 19:13 ` icenowy 2017-03-27 19:13 ` icenowy at aosc.io 2017-03-27 19:13 ` icenowy-h8G6r0blFSE
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20170315172808.64011-2-icenowy@aosc.xyz \ --to=icenowy-ymacfijhrkm@public.gmane.org \ --cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \ --cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org \ --cc=maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org \ --cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \ --cc=wens-jdAy2FN1RRM@public.gmane.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.