From: Icenowy Zheng <icenowy@aosc.io>
To: Maxime Ripard <maxime.ripard@free-electrons.com>,
Chen-Yu Tsai <wens@csie.org>,
Kishon Vijay Abraham I <kishon@ti.com>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com,
Icenowy Zheng <icenowy@aosc.io>
Subject: [PATCH 0/2] pmu0 MMIO region for A64 USB PHY
Date: Wed, 5 Apr 2017 22:30:32 +0800 [thread overview]
Message-ID: <20170405143034.8868-1-icenowy@aosc.io> (raw)
The USB PHY of A64 contains a "pmu0" MMIO region, which contains some control
registers for the EHCI0/OHCI0 pair on A64 SoC.
This pair is not used currently in 4.11, but when enabling it in 4.12, the
MMIO region is needed.
In order to prevent device tree compatibility breakage, add this region in
4.11.
Icenowy Zheng (2):
dt: bindings: add pmu0 regs for USB PHYs on Allwinner H3/V3s/A64
arm64: allwinner: a64: add pmu0 regs for USB PHY
Documentation/devicetree/bindings/phy/sun4i-usb-phy.txt | 1 +
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 2 ++
2 files changed, 3 insertions(+)
--
2.12.2
WARNING: multiple messages have this Message-ID (diff)
From: Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>
To: Maxime Ripard
<maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>,
Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org>,
Kishon Vijay Abraham I <kishon-l0cyMroinI0@public.gmane.org>,
Greg Kroah-Hartman
<gregkh-hQyY1W1yCW8ekmWlsbkhG0B+6BGkLq7r@public.gmane.org>
Cc: linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org,
Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>
Subject: [PATCH 0/2] pmu0 MMIO region for A64 USB PHY
Date: Wed, 5 Apr 2017 22:30:32 +0800 [thread overview]
Message-ID: <20170405143034.8868-1-icenowy@aosc.io> (raw)
The USB PHY of A64 contains a "pmu0" MMIO region, which contains some control
registers for the EHCI0/OHCI0 pair on A64 SoC.
This pair is not used currently in 4.11, but when enabling it in 4.12, the
MMIO region is needed.
In order to prevent device tree compatibility breakage, add this region in
4.11.
Icenowy Zheng (2):
dt: bindings: add pmu0 regs for USB PHYs on Allwinner H3/V3s/A64
arm64: allwinner: a64: add pmu0 regs for USB PHY
Documentation/devicetree/bindings/phy/sun4i-usb-phy.txt | 1 +
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 2 ++
2 files changed, 3 insertions(+)
--
2.12.2
WARNING: multiple messages have this Message-ID (diff)
From: icenowy@aosc.io (Icenowy Zheng)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 0/2] pmu0 MMIO region for A64 USB PHY
Date: Wed, 5 Apr 2017 22:30:32 +0800 [thread overview]
Message-ID: <20170405143034.8868-1-icenowy@aosc.io> (raw)
The USB PHY of A64 contains a "pmu0" MMIO region, which contains some control
registers for the EHCI0/OHCI0 pair on A64 SoC.
This pair is not used currently in 4.11, but when enabling it in 4.12, the
MMIO region is needed.
In order to prevent device tree compatibility breakage, add this region in
4.11.
Icenowy Zheng (2):
dt: bindings: add pmu0 regs for USB PHYs on Allwinner H3/V3s/A64
arm64: allwinner: a64: add pmu0 regs for USB PHY
Documentation/devicetree/bindings/phy/sun4i-usb-phy.txt | 1 +
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 2 ++
2 files changed, 3 insertions(+)
--
2.12.2
next reply other threads:[~2017-04-05 14:31 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-04-05 14:30 Icenowy Zheng [this message]
2017-04-05 14:30 ` [PATCH 0/2] pmu0 MMIO region for A64 USB PHY Icenowy Zheng
2017-04-05 14:30 ` Icenowy Zheng
2017-04-05 14:30 ` [PATCH 1/2] dt: bindings: add pmu0 regs for USB PHYs on Allwinner H3/V3s/A64 Icenowy Zheng
2017-04-05 14:30 ` Icenowy Zheng
2017-04-05 14:30 ` Icenowy Zheng
2017-04-05 14:30 ` [PATCH 2/2] arm64: allwinner: a64: add pmu0 regs for USB PHY Icenowy Zheng
2017-04-05 14:30 ` Icenowy Zheng
2017-04-05 14:30 ` Icenowy Zheng
2017-04-06 7:13 ` Maxime Ripard
2017-04-06 7:13 ` Maxime Ripard
2017-04-06 7:13 ` Maxime Ripard
2017-04-06 10:26 ` [PATCH 0/2] pmu0 MMIO region for A64 " Kishon Vijay Abraham I
2017-04-06 10:26 ` Kishon Vijay Abraham I
2017-04-06 10:26 ` Kishon Vijay Abraham I
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170405143034.8868-1-icenowy@aosc.io \
--to=icenowy@aosc.io \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=kishon@ti.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=maxime.ripard@free-electrons.com \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.