From: Wen He <wen.he_1@nxp.com> To: vinod.koul@intel.com, dmaengine@vger.kernel.org Cc: robh+dt@kernel.org, devicetree@vger.kernel.org, leoyang.li@nxp.com, jiafei.pan@nxp.com, jiaheng.fan@nxp.com, Wen He <wen.he_1@nxp.com> Subject: [v4,3/6] dt-bindings: fsl-qdma: Add NXP Layerscpae qDMA controller bindings Date: Mon, 14 May 2018 20:03:04 +0800 [thread overview] Message-ID: <20180514120307.15592-3-wen.he_1@nxp.com> (raw) Document the devicetree bindings for NXP Layerscape qDMA controller which could be found on NXP QorIQ Layerscape SoCs. Signed-off-by: Wen He <wen.he_1@nxp.com> --- change in v4: - Rewrite the bindings document that follows generic DMA bindings file change in v3: - no change change in v2: - Remove indentation - Add "Should be" before 'fsl,ls1021a-qdma' - Replace 'channels' by 'dma-channels' - Replace 'qdma@8390000' by 'dma-controller@8390000' Documentation/devicetree/bindings/dma/fsl-qdma.txt | 41 ++++++++++++++++++++ 1 files changed, 41 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/dma/fsl-qdma.txt diff --git a/Documentation/devicetree/bindings/dma/fsl-qdma.txt b/Documentation/devicetree/bindings/dma/fsl-qdma.txt new file mode 100644 index 0000000..368c4e7 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/fsl-qdma.txt @@ -0,0 +1,41 @@ +NXP Layerscape SoC qDMA Controller +================================== + +This device follows the generic DMA bindings defined in dma/dma.txt. + +Required properties: + +- compatible: Must be one of + "fsl,ls1021a-qdma": for LS1021A Board + "fsl,ls1043a-qdma": for ls1043A Board + "fsl,ls1046a-qdma": for ls1046A Board +- reg: Should contain the register's base address and length. +- interrupts: Should contain a reference to the interrupt used by this + device. +- interrupt-names: Should contain interrupt names: + "qdma-error": the error interrupt + "qdma-queue": the queue interrupt +- queues: Should contain number of queues supported. + +Optional properties: + +- dma-channels: Number of DMA channels supported by the controller. +- big-endian: If present registers and hardware scatter/gather descriptors + of the qDMA are implemented in big endian mode, otherwise in little + mode. + +Examples: + + qdma: dma-controller@8390000 { + compatible = "fsl,ls1021a-qdma"; + reg = <0x0 0x8398000 0x0 0x2000 /* Controller registers */ + 0x0 0x839a000 0x0 0x2000>; /* Block registers */ + interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "qdma-error", "qdma-queue"; + dma-channels = <8>; + queues = <2>; + big-endian; + }; + +DMA clients must use the format described in dma/dma.txt file.
WARNING: multiple messages have this Message-ID (diff)
From: Wen He <wen.he_1@nxp.com> To: vinod.koul@intel.com, dmaengine@vger.kernel.org Cc: robh+dt@kernel.org, devicetree@vger.kernel.org, leoyang.li@nxp.com, jiafei.pan@nxp.com, jiaheng.fan@nxp.com, Wen He <wen.he_1@nxp.com> Subject: [v4 3/6] dt-bindings: fsl-qdma: Add NXP Layerscpae qDMA controller bindings Date: Mon, 14 May 2018 20:03:04 +0800 [thread overview] Message-ID: <20180514120307.15592-3-wen.he_1@nxp.com> (raw) In-Reply-To: <20180514120307.15592-1-wen.he_1@nxp.com> Document the devicetree bindings for NXP Layerscape qDMA controller which could be found on NXP QorIQ Layerscape SoCs. Signed-off-by: Wen He <wen.he_1@nxp.com> --- change in v4: - Rewrite the bindings document that follows generic DMA bindings file change in v3: - no change change in v2: - Remove indentation - Add "Should be" before 'fsl,ls1021a-qdma' - Replace 'channels' by 'dma-channels' - Replace 'qdma@8390000' by 'dma-controller@8390000' Documentation/devicetree/bindings/dma/fsl-qdma.txt | 41 ++++++++++++++++++++ 1 files changed, 41 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/dma/fsl-qdma.txt diff --git a/Documentation/devicetree/bindings/dma/fsl-qdma.txt b/Documentation/devicetree/bindings/dma/fsl-qdma.txt new file mode 100644 index 0000000..368c4e7 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/fsl-qdma.txt @@ -0,0 +1,41 @@ +NXP Layerscape SoC qDMA Controller +================================== + +This device follows the generic DMA bindings defined in dma/dma.txt. + +Required properties: + +- compatible: Must be one of + "fsl,ls1021a-qdma": for LS1021A Board + "fsl,ls1043a-qdma": for ls1043A Board + "fsl,ls1046a-qdma": for ls1046A Board +- reg: Should contain the register's base address and length. +- interrupts: Should contain a reference to the interrupt used by this + device. +- interrupt-names: Should contain interrupt names: + "qdma-error": the error interrupt + "qdma-queue": the queue interrupt +- queues: Should contain number of queues supported. + +Optional properties: + +- dma-channels: Number of DMA channels supported by the controller. +- big-endian: If present registers and hardware scatter/gather descriptors + of the qDMA are implemented in big endian mode, otherwise in little + mode. + +Examples: + + qdma: dma-controller@8390000 { + compatible = "fsl,ls1021a-qdma"; + reg = <0x0 0x8398000 0x0 0x2000 /* Controller registers */ + 0x0 0x839a000 0x0 0x2000>; /* Block registers */ + interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "qdma-error", "qdma-queue"; + dma-channels = <8>; + queues = <2>; + big-endian; + }; + +DMA clients must use the format described in dma/dma.txt file. -- 1.7.1
next reply other threads:[~2018-05-14 12:03 UTC|newest] Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-05-14 12:03 Wen He [this message] 2018-05-14 12:03 ` [v4 3/6] dt-bindings: fsl-qdma: Add NXP Layerscpae qDMA controller bindings Wen He -- strict thread matches above, loose matches on Subject: below -- 2018-05-24 7:20 [v4,3/6] " Wen He 2018-05-24 7:20 ` [v4 3/6] " Wen He 2018-05-23 19:59 [v4,3/6] " Rob Herring 2018-05-23 19:59 ` [v4 3/6] " Rob Herring 2018-05-21 9:49 [v4,2/6] dmaengine: fsl-qdma: Add qDMA controller driver for Layerscape SoCs Wen He 2018-05-21 9:49 ` [v4 2/6] " Wen He 2018-05-21 9:09 [v4,2/6] " Vinod Koul 2018-05-21 9:09 ` [v4 2/6] " Vinod Koul 2018-05-21 5:52 [v4,3/6] dt-bindings: fsl-qdma: Add NXP Layerscpae qDMA controller bindings Wen He 2018-05-21 5:52 ` [v4 3/6] " Wen He 2018-05-18 21:26 [v4,3/6] " Rob Herring 2018-05-18 21:26 ` [v4 3/6] " Rob Herring 2018-05-18 10:04 [v4,2/6] dmaengine: fsl-qdma: Add qDMA controller driver for Layerscape SoCs Wen He 2018-05-18 10:04 ` [v4 2/6] " Wen He 2018-05-18 4:21 [v4,2/6] " Vinod Koul 2018-05-18 4:21 ` [v4 2/6] " Vinod 2018-05-17 11:27 [v4,2/6] " Wen He 2018-05-17 11:27 ` [v4 2/6] " Wen He 2018-05-17 6:04 [v4,2/6] " Vinod Koul 2018-05-17 6:04 ` [v4 2/6] " Vinod 2018-05-14 12:03 [v4,6/6] arm: dts: ls1021a: add qdma device tree nodes Wen He 2018-05-14 12:03 ` [v4 6/6] " Wen He 2018-05-14 12:03 [v4,5/6] arm64: dts: ls1046a: " Wen He 2018-05-14 12:03 ` [v4 5/6] " Wen He 2018-05-14 12:03 [v4,4/6] arm64: dts: ls1043a: " Wen He 2018-05-14 12:03 ` [v4 4/6] " Wen He 2018-05-14 12:03 [v4,2/6] dmaengine: fsl-qdma: Add qDMA controller driver for Layerscape SoCs Wen He 2018-05-14 12:03 ` [v4 2/6] " Wen He 2018-05-14 12:03 [v4,1/6] dmaengine: fsldma: Replace DMA_IN/OUT by FSL_DMA_IN/OUT Wen He 2018-05-14 12:03 ` [v4 1/6] " Wen He
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20180514120307.15592-3-wen.he_1@nxp.com \ --to=wen.he_1@nxp.com \ --cc=devicetree@vger.kernel.org \ --cc=dmaengine@vger.kernel.org \ --cc=jiafei.pan@nxp.com \ --cc=jiaheng.fan@nxp.com \ --cc=leoyang.li@nxp.com \ --cc=robh+dt@kernel.org \ --cc=vinod.koul@intel.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.