From: Patchwork <patchwork@emeril.freedesktop.org>
To: Manasi Navare <manasi.d.navare@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✗ Fi.CI.BAT: failure for Enable Display Stream Compression on eDP/DP
Date: Tue, 31 Jul 2018 02:27:14 -0000 [thread overview]
Message-ID: <20180731022714.14761.15959@emeril.freedesktop.org> (raw)
In-Reply-To: <1533003183-22793-1-git-send-email-manasi.d.navare@intel.com>
== Series Details ==
Series: Enable Display Stream Compression on eDP/DP
URL : https://patchwork.freedesktop.org/series/47461/
State : failure
== Summary ==
CALL scripts/checksyscalls.sh
DESCEND objtool
CHK include/generated/compile.h
CC [M] drivers/gpu/drm/i915/intel_display.o
drivers/gpu/drm/i915/intel_display.c: In function ‘intel_link_compute_m_n’:
drivers/gpu/drm/i915/intel_display.c:6720:2: error: this ‘else’ clause does not guard... [-Werror=misleading-indentation]
else
^~~~
drivers/gpu/drm/i915/intel_display.c:6726:3: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the ‘else’
compute_m_n(pixel_clock, link_clock,
^~~~~~~~~~~
cc1: all warnings being treated as errors
scripts/Makefile.build:317: recipe for target 'drivers/gpu/drm/i915/intel_display.o' failed
make[4]: *** [drivers/gpu/drm/i915/intel_display.o] Error 1
scripts/Makefile.build:558: recipe for target 'drivers/gpu/drm/i915' failed
make[3]: *** [drivers/gpu/drm/i915] Error 2
scripts/Makefile.build:558: recipe for target 'drivers/gpu/drm' failed
make[2]: *** [drivers/gpu/drm] Error 2
scripts/Makefile.build:558: recipe for target 'drivers/gpu' failed
make[1]: *** [drivers/gpu] Error 2
Makefile:1029: recipe for target 'drivers' failed
make: *** [drivers] Error 2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-07-31 2:27 UTC|newest]
Thread overview: 35+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-07-31 2:12 [PATCH 00/23] Enable Display Stream Compression on eDP/DP Manasi Navare
2018-07-31 2:12 ` [PATCH 01/23] drm/dp: Add DP DSC DPCD receiver capability size define and missing SHIFT Manasi Navare
2018-07-31 20:53 ` Srivatsa, Anusha
2018-07-31 2:12 ` [PATCH 02/23] drm/i915/dp: Cache the DP/eDP DSC DPCD register set on Hotplug/eDP Init Manasi Navare
2018-07-31 2:12 ` [PATCH 03/23] drm/dp: DRM DP helper/macros to get DP sink DSC parameters Manasi Navare
2018-07-31 2:12 ` [PATCH 04/23] drm/i915/dp: Add helpers for Compressed BPP and Slice Count for DSC Manasi Navare
2018-07-31 2:12 ` [PATCH 05/23] drm/i915/dp: Validate modes using max Output BPP and slice count when DSC supported Manasi Navare
2018-07-31 2:12 ` [PATCH 06/23] drm/dp: Define payload size for DP SDP PPS packet Manasi Navare
2018-07-31 2:12 ` [PATCH 07/23] drm/dsc: Define Display Stream Compression PPS infoframe Manasi Navare
2018-07-31 2:12 ` [PATCH 08/23] drm/dsc: Define VESA Display Stream Compression Capabilities Manasi Navare
2018-07-31 2:12 ` [PATCH 09/23] drm/dsc: Define Rate Control values that do not change over configurations Manasi Navare
2018-07-31 2:12 ` [PATCH 10/23] drm/dsc: Add helpers for DSC picture parameter set infoframes Manasi Navare
2018-07-31 2:12 ` [PATCH 11/23] drm/i915/dp: Add DSC params and DSC config to intel_crtc_state Manasi Navare
2018-07-31 2:12 ` [PATCH 12/23] drm/i915/dp: Compute DSC pipe config in atomic check Manasi Navare
2018-07-31 17:33 ` [PATCH v2] " Manasi Navare
2018-07-31 2:12 ` [PATCH 13/23] drm/i915/dp: Do not enable PSR2 if DSC is enabled Manasi Navare
2018-08-17 20:06 ` Srivatsa, Anusha
2018-07-31 2:12 ` [PATCH 14/23] drm/dsc: Define the DSC 1.1 and 1.2 Line Buffer depth constants Manasi Navare
2018-08-28 22:04 ` Srivatsa, Anusha
2018-07-31 2:12 ` [PATCH 15/23] drm/i915/dsc: Define & Compute VESA DSC params Manasi Navare
2018-07-31 2:12 ` [PATCH 16/23] drm/i915/dsc: Compute Rate Control parameters for DSC Manasi Navare
2018-07-31 2:12 ` [PATCH 17/23] drm/i915/dp: Enable/Disable DSC in DP Sink Manasi Navare
2018-08-28 22:26 ` Srivatsa, Anusha
2018-07-31 2:12 ` [PATCH 18/23] drm/i915/dp: Configure i915 Picture parameter Set registers during DSC enabling Manasi Navare
2018-07-31 2:12 ` [PATCH 19/23] drm/i915/dp: Use the existing write_infoframe() for DSC PPS SDPs Manasi Navare
2018-07-31 2:13 ` [PATCH 20/23] drm/i915/dp: Populate DSC PPS SDP and send PPS infoframes Manasi Navare
2018-07-31 2:13 ` [PATCH 21/23] drm/i915/icl: Add Display Stream Splitter control registers Manasi Navare
2018-08-02 10:26 ` Madhav Chauhan
2018-07-31 2:13 ` [PATCH 22/23] drm/i915/dp: Configure Display stream splitter registers during DSC enable Manasi Navare
2018-07-31 2:13 ` [PATCH 23/23] drm/i915/dp: Disable DSC in source by disabling DSS CTL bits Manasi Navare
2018-07-31 2:27 ` Patchwork [this message]
2018-07-31 17:45 ` ✗ Fi.CI.CHECKPATCH: warning for Enable Display Stream Compression on eDP/DP (rev2) Patchwork
2018-07-31 17:55 ` ✗ Fi.CI.SPARSE: " Patchwork
2018-07-31 18:07 ` ✓ Fi.CI.BAT: success " Patchwork
2018-07-31 18:54 ` ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180731022714.14761.15959@emeril.freedesktop.org \
--to=patchwork@emeril.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=manasi.d.navare@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.