From: Chris Packham <chris.packham@alliedtelesis.co.nz> To: linux@armlinux.org.uk Cc: u.kleine-koenig@pengutronix.de, jlu@pengutronix.de, bp@alien8.de, linux-arm-kernel@lists.infradead.org, linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org, Chris Packham <chris.packham@alliedtelesis.co.nz> Subject: [PATCH v5 4/8] ARM: l2x0: support parity-enable/disable on aurora Date: Mon, 29 Oct 2018 20:25:31 +1300 [thread overview] Message-ID: <20181029072535.31667-5-chris.packham@alliedtelesis.co.nz> (raw) In-Reply-To: <20181029072535.31667-1-chris.packham@alliedtelesis.co.nz> The aurora cache on the Marvell Armada-XP SoC supports the same tag parity features as the other l2x0 cache implementations. Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz> [jlu@pengutronix.de: use aurora specific define AURORA_ACR_PARITY_EN] Signed-off-by: Jan Luebbe <jlu@pengutronix.de> --- arch/arm/mm/cache-l2x0.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/arm/mm/cache-l2x0.c b/arch/arm/mm/cache-l2x0.c index 7d2d2a3c67d0..b70bee74750d 100644 --- a/arch/arm/mm/cache-l2x0.c +++ b/arch/arm/mm/cache-l2x0.c @@ -1505,6 +1505,13 @@ static void __init aurora_of_parse(const struct device_node *np, mask |= AURORA_ACR_FORCE_WRITE_POLICY_MASK; } + if (of_property_read_bool(np, "arm,parity-enable")) { + mask |= AURORA_ACR_PARITY_EN; + val |= AURORA_ACR_PARITY_EN; + } else if (of_property_read_bool(np, "arm,parity-disable")) { + mask |= AURORA_ACR_PARITY_EN; + } + *aux_val &= ~mask; *aux_val |= val; *aux_mask &= ~mask; -- 2.19.1
WARNING: multiple messages have this Message-ID
From: Chris Packham <chris.packham@alliedtelesis.co.nz> To: linux@armlinux.org.uk Cc: u.kleine-koenig@pengutronix.de, jlu@pengutronix.de, bp@alien8.de, linux-arm-kernel@lists.infradead.org, linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org, Chris Packham <chris.packham@alliedtelesis.co.nz> Subject: [v5,4/8] ARM: l2x0: support parity-enable/disable on aurora Date: Mon, 29 Oct 2018 20:25:31 +1300 [thread overview] Message-ID: <20181029072535.31667-5-chris.packham@alliedtelesis.co.nz> (raw) The aurora cache on the Marvell Armada-XP SoC supports the same tag parity features as the other l2x0 cache implementations. Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz> [jlu@pengutronix.de: use aurora specific define AURORA_ACR_PARITY_EN] Signed-off-by: Jan Luebbe <jlu@pengutronix.de> --- arch/arm/mm/cache-l2x0.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/arm/mm/cache-l2x0.c b/arch/arm/mm/cache-l2x0.c index 7d2d2a3c67d0..b70bee74750d 100644 --- a/arch/arm/mm/cache-l2x0.c +++ b/arch/arm/mm/cache-l2x0.c @@ -1505,6 +1505,13 @@ static void __init aurora_of_parse(const struct device_node *np, mask |= AURORA_ACR_FORCE_WRITE_POLICY_MASK; } + if (of_property_read_bool(np, "arm,parity-enable")) { + mask |= AURORA_ACR_PARITY_EN; + val |= AURORA_ACR_PARITY_EN; + } else if (of_property_read_bool(np, "arm,parity-disable")) { + mask |= AURORA_ACR_PARITY_EN; + } + *aux_val &= ~mask; *aux_val |= val; *aux_mask &= ~mask;
WARNING: multiple messages have this Message-ID
From: chris.packham@alliedtelesis.co.nz (Chris Packham) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 4/8] ARM: l2x0: support parity-enable/disable on aurora Date: Mon, 29 Oct 2018 20:25:31 +1300 [thread overview] Message-ID: <20181029072535.31667-5-chris.packham@alliedtelesis.co.nz> (raw) In-Reply-To: <20181029072535.31667-1-chris.packham@alliedtelesis.co.nz> The aurora cache on the Marvell Armada-XP SoC supports the same tag parity features as the other l2x0 cache implementations. Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz> [jlu at pengutronix.de: use aurora specific define AURORA_ACR_PARITY_EN] Signed-off-by: Jan Luebbe <jlu@pengutronix.de> --- arch/arm/mm/cache-l2x0.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/arm/mm/cache-l2x0.c b/arch/arm/mm/cache-l2x0.c index 7d2d2a3c67d0..b70bee74750d 100644 --- a/arch/arm/mm/cache-l2x0.c +++ b/arch/arm/mm/cache-l2x0.c @@ -1505,6 +1505,13 @@ static void __init aurora_of_parse(const struct device_node *np, mask |= AURORA_ACR_FORCE_WRITE_POLICY_MASK; } + if (of_property_read_bool(np, "arm,parity-enable")) { + mask |= AURORA_ACR_PARITY_EN; + val |= AURORA_ACR_PARITY_EN; + } else if (of_property_read_bool(np, "arm,parity-disable")) { + mask |= AURORA_ACR_PARITY_EN; + } + *aux_val &= ~mask; *aux_val |= val; *aux_mask &= ~mask; -- 2.19.1
next prev parent reply other threads:[~2018-10-29 7:26 UTC|newest] Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-10-29 7:25 [PATCH v5 0/8] EDAC drivers for Armada XP L2 and DDR Chris Packham 2018-10-29 7:25 ` Chris Packham 2018-10-29 7:25 ` [PATCH v5 1/8] ARM: l2c: move cache-aurora-l2.h to asm/hardware Chris Packham 2018-10-29 7:25 ` Chris Packham 2018-10-29 7:25 ` [v5,1/8] " Chris Packham 2018-10-29 7:25 ` [PATCH v5 2/8] ARM: aurora-l2: add prefix to MAX_RANGE_SIZE Chris Packham 2018-10-29 7:25 ` Chris Packham 2018-10-29 7:25 ` [v5,2/8] " Chris Packham 2018-10-29 7:25 ` [PATCH v5 3/8] ARM: aurora-l2: add defines for parity and ECC registers Chris Packham 2018-10-29 7:25 ` Chris Packham 2018-10-29 7:25 ` [v5,3/8] " Chris Packham 2018-10-29 7:25 ` Chris Packham [this message] 2018-10-29 7:25 ` [PATCH v5 4/8] ARM: l2x0: support parity-enable/disable on aurora Chris Packham 2018-10-29 7:25 ` [v5,4/8] " Chris Packham 2018-10-29 7:25 ` [PATCH v5 5/8] ARM: l2x0: add marvell,ecc-enable property for aurora Chris Packham 2018-10-29 7:25 ` Chris Packham 2018-10-29 7:25 ` [v5,5/8] " Chris Packham 2018-10-30 19:31 ` [PATCH v5 5/8] " Rob Herring 2018-10-30 19:31 ` Rob Herring 2018-10-30 19:31 ` Rob Herring 2018-10-30 19:31 ` [v5,5/8] " Rob Herring 2018-11-08 15:17 ` [PATCH v5 5/8] " Borislav Petkov 2018-11-08 15:17 ` Borislav Petkov 2018-11-08 15:17 ` [v5,5/8] " Borislav Petkov 2018-10-29 7:25 ` [PATCH v5 6/8] EDAC: Add missing debugfs_create_x32 wrapper Chris Packham 2018-10-29 7:25 ` Chris Packham 2018-10-29 7:25 ` [v5,6/8] " Chris Packham 2018-10-29 7:25 ` [PATCH v5 7/8] EDAC: Add driver for the Marvell Armada XP SDRAM and L2 cache ECC Chris Packham 2018-10-29 7:25 ` Chris Packham 2018-10-29 7:25 ` [v5,7/8] " Chris Packham 2018-10-29 7:25 ` [PATCH v5 8/8] EDAC: armada_xp: Add support for more SoCs Chris Packham 2018-10-29 7:25 ` Chris Packham 2018-10-29 7:25 ` [v5,8/8] " Chris Packham
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20181029072535.31667-5-chris.packham@alliedtelesis.co.nz \ --to=chris.packham@alliedtelesis.co.nz \ --cc=bp@alien8.de \ --cc=jlu@pengutronix.de \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-edac@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux@armlinux.org.uk \ --cc=u.kleine-koenig@pengutronix.de \ --subject='Re: [PATCH v5 4/8] ARM: l2x0: support parity-enable/disable on aurora' \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: link
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.