From: Andes <uboot@andestech.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 0/9] AE350 SMP support RISC-V
Date: Tue, 19 Mar 2019 17:07:41 +0800 [thread overview]
Message-ID: <20190319090750.8923-1-uboot@andestech.com> (raw)
From: Rick Chen <rick@andestech.com>
This patch series was based on Lukas's patchsets of SMP support for RISC-V.
Add Andestech's PLIC for IPI handling and PLMT to replace Soc timer.
It has been verified on AE350 SMP platform in M-mode and boot SMP kernel ok.
Verification in S-mode is still on-going.
Rick Chen (9):
riscv: ax25: Create a simple-bus driver for the soc node
riscv: Add a SYSCON driver for Andestech's PLIC
riscv: Add a SYSCON driver for Andestech's PLMT
riscv: ae350: initialize PLIC
riscv: ae350: disable ATCPIT100 timer
riscv: ax25: Add platform-specific Kconfig options
riscv: ax25: Andes specific cache shall only support in M-mode.
riscv: dts: ae350 support SMP.
riscv: ae350: enable SMP
arch/riscv/Kconfig | 18 +++++++
arch/riscv/cpu/ax25/Kconfig | 7 +++
arch/riscv/cpu/ax25/cpu.c | 16 +++++++
arch/riscv/dts/ae350_32.dts | 81 ++++++++++++++++++++++---------
arch/riscv/dts/ae350_64.dts | 47 ++++++++++++++++--
arch/riscv/include/asm/global_data.h | 6 +++
arch/riscv/include/asm/syscon.h | 3 +-
arch/riscv/lib/Makefile | 2 +
arch/riscv/lib/nds_plic.c | 84 +++++++++++++++++++++++++++++++++
arch/riscv/lib/nds_plmt.c | 53 +++++++++++++++++++++
board/AndesTech/ax25-ae350/Kconfig | 1 +
board/AndesTech/ax25-ae350/ax25-ae350.c | 30 ++++++++++++
configs/ae350_rv32_defconfig | 1 -
configs/ae350_rv64_defconfig | 1 -
14 files changed, 320 insertions(+), 30 deletions(-)
create mode 100644 arch/riscv/lib/nds_plic.c
create mode 100644 arch/riscv/lib/nds_plmt.c
--
2.7.4
next reply other threads:[~2019-03-19 9:07 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-03-19 9:07 Andes [this message]
2019-03-19 9:07 ` [U-Boot] [PATCH 1/9] riscv: ax25: Create a simple-bus driver for the soc node Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 6:49 ` Rick Chen
2019-03-21 7:01 ` Bin Meng
2019-03-21 8:28 ` Rick Chen
2019-03-21 8:49 ` Bin Meng
2019-03-21 9:01 ` Rick Chen
2019-03-21 9:16 ` Bin Meng
2019-04-10 9:05 ` Rick Chen
2019-04-10 9:21 ` Auer, Lukas
2019-04-10 9:30 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 2/9] riscv: Add a SYSCON driver for Andestech's PLIC Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 7:04 ` Rick Chen
2019-03-21 7:32 ` Bin Meng
2019-03-21 8:39 ` Rick Chen
2019-03-21 16:24 ` Troy Benjegerdes
2019-03-19 9:07 ` [U-Boot] [PATCH 3/9] riscv: Add a SYSCON driver for Andestech's PLMT Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 8:41 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 4/9] riscv: ae350: initialize PLIC Andes
2019-03-19 9:07 ` [U-Boot] [PATCH 5/9] riscv: ae350: disable ATCPIT100 timer Andes
2019-03-20 7:22 ` Bin Meng
2019-03-19 9:07 ` [U-Boot] [PATCH 6/9] riscv: ax25: Add platform-specific Kconfig options Andes
2019-03-20 7:22 ` Bin Meng
2019-03-19 9:07 ` [U-Boot] [PATCH 7/9] riscv: ax25: Andes specific cache shall only support in M-mode Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 8:42 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 8/9] riscv: dts: ae350 support SMP Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 8:51 ` Rick Chen
2019-03-21 9:15 ` Bin Meng
2019-03-21 9:38 ` Rick Chen
2019-03-21 10:12 ` Bin Meng
2019-03-21 10:16 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 9/9] riscv: ae350: enable SMP Andes
2019-03-20 7:22 ` Bin Meng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190319090750.8923-1-uboot@andestech.com \
--to=uboot@andestech.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.