From: Ankit Nautiyal <ankit.k.nautiyal@intel.com> To: intel-gfx@lists.freedesktop.org Cc: vandita.kulkarni@intel.com, uma.shankar@intel.com, dri-devel@lists.freedesktop.org, swati2.sharma@intel.com Subject: [RFC 00/13] Add support for DP-HDMI2.1 PCON Date: Thu, 15 Oct 2020 16:22:46 +0530 [thread overview] Message-ID: <20201015105259.27934-1-ankit.k.nautiyal@intel.com> (raw) This patch series attempts to add support for a DP-HDMI2.1 Protocol Convertor. The VESA spec for the HDMI2.1 PCON are proposed in Errata E5 to DisplayPort_v2.0: https://vesa.org/join-vesamemberships/member-downloads/?action=stamp&fileid=42299 The details are mentioned in DP to HDMI2.1 PCON Enum/Config improvement slide decks: https://groups.vesa.org/wg/DP/document/folder/1316 This RFC series starts with adding support for FRL (Fixed Rate Link) Training between the PCON and HDMI2.1 sink. As per HDMI2.1 specification, a new data-channel or lane is added in FRL mode, by repurposing the TMDS clock Channel. Through FRL, higher bit-rate can be supported, ie. up to 12 Gbps/lane (48 Gbps over 4 lanes). With these patches, the HDMI2.1 PCON can be configured to achieve FRL training based on the maximum FRL rate supported by the panel, source and the PCON. The approach is to add the support for FRL training between PCON and HDMI2.1 sink and gradually add other blocks for supporting higher resolutions and other HDMI2.1 features, that can be supported by pcon for the sources that do not natively support HDMI2.1. This is done before the DP Link training between the source and PCON is started. In case of FRL training is not achieved, the PCON will work in the regular TMDS mode, without HDMI2.1 feature support. Any interruption in FRL training between the PCON and HDMI2.1 sink is notified through IRQ_HPD. On receiving the IRQ_HPD the concerned DPCD registers are read and FRL training is re-attempted. Currently, we have tested the FRL training and are able to enable 4K display with TGL Platform + Realtek PCON RTD2173 with HDMI2.1 supporting panel. v2: Added patch to capture the PCON FRL caps in downstream facing port cap structure. v3: Added patches for getting DSC capabilities of the PCON DSC encoder and HDMI decoder. Added support to configure PCON for DSC1.1 decoding and DSC1.2 encoding. Ankit Nautiyal (9): drm/dp_helper: Add FRL training support for a DP-HDMI2.1 PCON drm/i915: Capture max frl rate for PCON in dfp cap structure drm/i915: Add support for starting FRL training for HDMI2.1 via PCON drm/i915: Check for FRL training before DP Link training drm/edid: Parse DSC1.2 cap fields from HFVSDB block drm/dp_helper: Add support for Configuring DSC for HDMI2.1 Pcon drm/i915: Read DSC capabilities of the HDMI2.1 PCON encoder drm/i915: Add helper functions for calculating DSC parameters for HDMI2.1 drm/i915: Configure PCON for DSC1.1 to DSC1.2 encoding Swati Sharma (4): drm/edid: Add additional HFVSDB fields for HDMI2.1 drm/edid: Parse MAX_FRL field from HFVSDB block drm/dp_helper: Add support for link status and link recovery drm/i915: Add support for enabling link status and recovery drivers/gpu/drm/drm_dp_helper.c | 431 +++++++++++++ drivers/gpu/drm/drm_edid.c | 70 +++ drivers/gpu/drm/i915/display/intel_ddi.c | 2 + .../drm/i915/display/intel_display_types.h | 24 + drivers/gpu/drm/i915/display/intel_dp.c | 576 +++++++++++++++++- drivers/gpu/drm/i915/display/intel_dp.h | 4 + drivers/gpu/drm/i915/display/intel_hdmi.c | 171 ++++++ drivers/gpu/drm/i915/display/intel_hdmi.h | 7 + include/drm/drm_connector.h | 38 ++ include/drm/drm_dp_helper.h | 205 +++++++ include/drm/drm_edid.h | 30 + 11 files changed, 1553 insertions(+), 5 deletions(-) -- 2.17.1 _______________________________________________ dri-devel mailing list dri-devel@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/dri-devel
WARNING: multiple messages have this Message-ID (diff)
From: Ankit Nautiyal <ankit.k.nautiyal@intel.com> To: intel-gfx@lists.freedesktop.org Cc: dri-devel@lists.freedesktop.org Subject: [Intel-gfx] [RFC 00/13] Add support for DP-HDMI2.1 PCON Date: Thu, 15 Oct 2020 16:22:46 +0530 [thread overview] Message-ID: <20201015105259.27934-1-ankit.k.nautiyal@intel.com> (raw) This patch series attempts to add support for a DP-HDMI2.1 Protocol Convertor. The VESA spec for the HDMI2.1 PCON are proposed in Errata E5 to DisplayPort_v2.0: https://vesa.org/join-vesamemberships/member-downloads/?action=stamp&fileid=42299 The details are mentioned in DP to HDMI2.1 PCON Enum/Config improvement slide decks: https://groups.vesa.org/wg/DP/document/folder/1316 This RFC series starts with adding support for FRL (Fixed Rate Link) Training between the PCON and HDMI2.1 sink. As per HDMI2.1 specification, a new data-channel or lane is added in FRL mode, by repurposing the TMDS clock Channel. Through FRL, higher bit-rate can be supported, ie. up to 12 Gbps/lane (48 Gbps over 4 lanes). With these patches, the HDMI2.1 PCON can be configured to achieve FRL training based on the maximum FRL rate supported by the panel, source and the PCON. The approach is to add the support for FRL training between PCON and HDMI2.1 sink and gradually add other blocks for supporting higher resolutions and other HDMI2.1 features, that can be supported by pcon for the sources that do not natively support HDMI2.1. This is done before the DP Link training between the source and PCON is started. In case of FRL training is not achieved, the PCON will work in the regular TMDS mode, without HDMI2.1 feature support. Any interruption in FRL training between the PCON and HDMI2.1 sink is notified through IRQ_HPD. On receiving the IRQ_HPD the concerned DPCD registers are read and FRL training is re-attempted. Currently, we have tested the FRL training and are able to enable 4K display with TGL Platform + Realtek PCON RTD2173 with HDMI2.1 supporting panel. v2: Added patch to capture the PCON FRL caps in downstream facing port cap structure. v3: Added patches for getting DSC capabilities of the PCON DSC encoder and HDMI decoder. Added support to configure PCON for DSC1.1 decoding and DSC1.2 encoding. Ankit Nautiyal (9): drm/dp_helper: Add FRL training support for a DP-HDMI2.1 PCON drm/i915: Capture max frl rate for PCON in dfp cap structure drm/i915: Add support for starting FRL training for HDMI2.1 via PCON drm/i915: Check for FRL training before DP Link training drm/edid: Parse DSC1.2 cap fields from HFVSDB block drm/dp_helper: Add support for Configuring DSC for HDMI2.1 Pcon drm/i915: Read DSC capabilities of the HDMI2.1 PCON encoder drm/i915: Add helper functions for calculating DSC parameters for HDMI2.1 drm/i915: Configure PCON for DSC1.1 to DSC1.2 encoding Swati Sharma (4): drm/edid: Add additional HFVSDB fields for HDMI2.1 drm/edid: Parse MAX_FRL field from HFVSDB block drm/dp_helper: Add support for link status and link recovery drm/i915: Add support for enabling link status and recovery drivers/gpu/drm/drm_dp_helper.c | 431 +++++++++++++ drivers/gpu/drm/drm_edid.c | 70 +++ drivers/gpu/drm/i915/display/intel_ddi.c | 2 + .../drm/i915/display/intel_display_types.h | 24 + drivers/gpu/drm/i915/display/intel_dp.c | 576 +++++++++++++++++- drivers/gpu/drm/i915/display/intel_dp.h | 4 + drivers/gpu/drm/i915/display/intel_hdmi.c | 171 ++++++ drivers/gpu/drm/i915/display/intel_hdmi.h | 7 + include/drm/drm_connector.h | 38 ++ include/drm/drm_dp_helper.h | 205 +++++++ include/drm/drm_edid.h | 30 + 11 files changed, 1553 insertions(+), 5 deletions(-) -- 2.17.1 _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next reply other threads:[~2020-10-15 11:00 UTC|newest] Thread overview: 86+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-10-15 10:52 Ankit Nautiyal [this message] 2020-10-15 10:52 ` [Intel-gfx] [RFC 00/13] Add support for DP-HDMI2.1 PCON Ankit Nautiyal 2020-10-15 10:52 ` [RFC 01/13] drm/edid: Add additional HFVSDB fields for HDMI2.1 Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-18 20:47 ` Shankar, Uma 2020-10-18 20:47 ` [Intel-gfx] " Shankar, Uma 2020-11-01 5:31 ` Nautiyal, Ankit K 2020-11-01 5:31 ` [Intel-gfx] " Nautiyal, Ankit K 2020-10-15 10:52 ` [RFC 02/13] drm/edid: Parse MAX_FRL field from HFVSDB block Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-18 20:47 ` Shankar, Uma 2020-10-18 20:47 ` [Intel-gfx] " Shankar, Uma 2020-11-01 5:41 ` Nautiyal, Ankit K 2020-11-01 5:41 ` [Intel-gfx] " Nautiyal, Ankit K 2020-10-15 10:52 ` [RFC 03/13] drm/dp_helper: Add FRL training support for a DP-HDMI2.1 PCON Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-18 21:33 ` Shankar, Uma 2020-10-18 21:33 ` [Intel-gfx] " Shankar, Uma 2020-11-01 5:53 ` Nautiyal, Ankit K 2020-11-01 5:53 ` [Intel-gfx] " Nautiyal, Ankit K 2020-10-15 10:52 ` [RFC 04/13] drm/i915: Capture max frl rate for PCON in dfp cap structure Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-18 21:41 ` Shankar, Uma 2020-10-18 21:41 ` [Intel-gfx] " Shankar, Uma 2020-11-01 5:56 ` Nautiyal, Ankit K 2020-11-01 5:56 ` [Intel-gfx] " Nautiyal, Ankit K 2020-10-15 10:52 ` [RFC 05/13] drm/i915: Add support for starting FRL training for HDMI2.1 via PCON Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-18 22:14 ` Shankar, Uma 2020-10-18 22:14 ` [Intel-gfx] " Shankar, Uma 2020-11-01 6:01 ` Nautiyal, Ankit K 2020-11-01 6:01 ` [Intel-gfx] " Nautiyal, Ankit K 2020-10-15 10:52 ` [RFC 06/13] drm/i915: Check for FRL training before DP Link training Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-18 22:21 ` Shankar, Uma 2020-10-18 22:21 ` [Intel-gfx] " Shankar, Uma 2020-11-01 6:06 ` Nautiyal, Ankit K 2020-11-01 6:06 ` [Intel-gfx] " Nautiyal, Ankit K 2020-10-15 10:52 ` [RFC 07/13] drm/dp_helper: Add support for link status and link recovery Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-18 22:37 ` Shankar, Uma 2020-10-18 22:37 ` [Intel-gfx] " Shankar, Uma 2020-11-01 6:18 ` Nautiyal, Ankit K 2020-11-01 6:18 ` [Intel-gfx] " Nautiyal, Ankit K 2020-10-15 10:52 ` [RFC 08/13] drm/i915: Add support for enabling link status and recovery Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-18 22:49 ` Shankar, Uma 2020-10-18 22:49 ` [Intel-gfx] " Shankar, Uma 2020-11-01 6:26 ` Nautiyal, Ankit K 2020-11-01 6:26 ` [Intel-gfx] " Nautiyal, Ankit K 2020-10-15 10:52 ` [RFC 09/13] drm/edid: Parse DSC1.2 cap fields from HFVSDB block Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-18 23:01 ` Shankar, Uma 2020-10-18 23:01 ` [Intel-gfx] " Shankar, Uma 2020-11-01 6:52 ` Nautiyal, Ankit K 2020-11-01 6:52 ` [Intel-gfx] " Nautiyal, Ankit K 2020-10-15 10:52 ` [RFC 10/13] drm/dp_helper: Add support for Configuring DSC for HDMI2.1 Pcon Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-18 23:19 ` Shankar, Uma 2020-10-18 23:19 ` [Intel-gfx] " Shankar, Uma 2020-11-01 7:00 ` Nautiyal, Ankit K 2020-11-01 7:00 ` [Intel-gfx] " Nautiyal, Ankit K 2020-10-15 10:52 ` [RFC 11/13] drm/i915: Read DSC capabilities of the HDMI2.1 PCON encoder Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-15 14:19 ` kernel test robot 2020-10-15 14:19 ` [RFC PATCH] drm/i915: intel_dp_get_pcon_dsc_cap() can be static kernel test robot 2020-10-15 14:47 ` [Intel-gfx] [RFC 11/13] drm/i915: Read DSC capabilities of the HDMI2.1 PCON encoder kernel test robot 2020-10-15 15:10 ` kernel test robot 2020-10-15 17:07 ` kernel test robot 2020-10-15 17:07 ` [PATCH] drm/i915: fix semicolon.cocci warnings kernel test robot 2020-10-18 23:32 ` [RFC 11/13] drm/i915: Read DSC capabilities of the HDMI2.1 PCON encoder Shankar, Uma 2020-10-18 23:32 ` [Intel-gfx] " Shankar, Uma 2020-10-18 23:34 ` Shankar, Uma 2020-10-18 23:34 ` [Intel-gfx] " Shankar, Uma 2020-11-01 7:14 ` Nautiyal, Ankit K 2020-11-01 7:14 ` [Intel-gfx] " Nautiyal, Ankit K 2020-11-01 7:13 ` Nautiyal, Ankit K 2020-11-01 7:13 ` [Intel-gfx] " Nautiyal, Ankit K 2020-10-15 10:52 ` [RFC 12/13] drm/i915: Add helper functions for calculating DSC parameters for HDMI2.1 Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-15 10:52 ` [RFC 13/13] drm/i915: Configure PCON for DSC1.1 to DSC1.2 encoding Ankit Nautiyal 2020-10-15 10:52 ` [Intel-gfx] " Ankit Nautiyal 2020-10-15 11:37 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Add support for DP-HDMI2.1 PCON (rev3) Patchwork 2020-10-15 11:39 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork 2020-10-15 12:02 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork 2020-10-15 13:41 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20201015105259.27934-1-ankit.k.nautiyal@intel.com \ --to=ankit.k.nautiyal@intel.com \ --cc=dri-devel@lists.freedesktop.org \ --cc=intel-gfx@lists.freedesktop.org \ --cc=swati2.sharma@intel.com \ --cc=uma.shankar@intel.com \ --cc=vandita.kulkarni@intel.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.