All of lore.kernel.org
 help / color / mirror / Atom feed
From: Mathieu Poirier <mathieu.poirier@linaro.org>
To: Suzuki K Poulose <suzuki.poulose@arm.com>
Cc: linux-arm-kernel@lists.infradead.org, mike.leach@linaro.org,
	coresight@lists.linaro.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v3 19/26] coresight: etm4x: Detect access early on the target CPU
Date: Mon, 9 Nov 2020 10:48:47 -0700	[thread overview]
Message-ID: <20201109174847.GC3395222@xps15> (raw)
In-Reply-To: <f66695c0-e436-0d5c-2e12-5383159e72d6@arm.com>

On Mon, Nov 09, 2020 at 09:48:07AM +0000, Suzuki K Poulose wrote:
> On 11/6/20 8:34 PM, Mathieu Poirier wrote:
> > On Wed, Oct 28, 2020 at 10:09:38PM +0000, Suzuki K Poulose wrote:
> > > In preparation to detect the support for system instruction
> > > support, move the detection of the device access to the target
> > > CPU.
> > > 
> > > Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com>
> > > ---
> > >   .../coresight/coresight-etm4x-core.c          | 45 ++++++++++++++++---
> > >   1 file changed, 40 insertions(+), 5 deletions(-)
> > > 
> > > diff --git a/drivers/hwtracing/coresight/coresight-etm4x-core.c b/drivers/hwtracing/coresight/coresight-etm4x-core.c
> > > index f038bb10bc78..308674ab746c 100644
> > > --- a/drivers/hwtracing/coresight/coresight-etm4x-core.c
> > > +++ b/drivers/hwtracing/coresight/coresight-etm4x-core.c
> > > @@ -56,6 +56,11 @@ static u64 etm4_get_access_type(struct etmv4_config *config);
> > >   static enum cpuhp_state hp_online;
> > > +struct etm_init_arg {
> > 
> > s/etm_init_arg/etm4_init_arg
> 
> Part of the reason was to add a future IP support where it is not all
> ETM4. Again it doesn't really matter. I could change it.
>

I thought about that too but the inclusion of etmv4_drvdata cancels any attempts
at making things generic.
 
> > 
> > > +	struct etmv4_drvdata	*drvdata;
> > > +	struct csdev_access	*csa;
> > > +};
> > > +
> > >   u64 etm4x_sysreg_read(struct csdev_access *csa,
> > >   		      u32 offset,
> > >   		      bool _relaxed,
> > > @@ -669,6 +674,22 @@ static const struct coresight_ops etm4_cs_ops = {
> > >   	.source_ops	= &etm4_source_ops,
> > >   };
> > > +static bool etm_init_iomem_access(struct etmv4_drvdata *drvdata,
> > > +				  struct csdev_access *csa)
> > > +{
> > > +	*csa = CSDEV_ACCESS_IOMEM(drvdata->base);
> > > +	return true;
> > > +}
> > > +
> > > +static bool etm_init_csdev_access(struct etmv4_drvdata *drvdata,
> > > +				  struct csdev_access *csa)
> > > +{
> > > +	if (drvdata->base)
> > > +		return etm_init_iomem_access(drvdata, csa);
> > > +
> > > +	return false;
> > > +}
> > 
> > Returning a boolean rather than an int for the above two functions seems odd to
> > me.
> > 
> 
> We don't return an error from the caller of these functions. So, all we

And this is done from smp_call_function_single() where returning a meaningful
error value would mandate changes to struct etm_init_arg, which is needlessly
messy for this set.  Void my comment. 

> need to know is, if the operation was success or failure. Having bool
> makes it explicit for the checkings, rather than documenting the
> expected return values. Hence the choice. But I am open to changing them
> if you prefer it that way.
> 
> 
> 
> Cheers
> Suzuki

WARNING: multiple messages have this Message-ID (diff)
From: Mathieu Poirier <mathieu.poirier@linaro.org>
To: Suzuki K Poulose <suzuki.poulose@arm.com>
Cc: coresight@lists.linaro.org, linux-kernel@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org, mike.leach@linaro.org
Subject: Re: [PATCH v3 19/26] coresight: etm4x: Detect access early on the target CPU
Date: Mon, 9 Nov 2020 10:48:47 -0700	[thread overview]
Message-ID: <20201109174847.GC3395222@xps15> (raw)
In-Reply-To: <f66695c0-e436-0d5c-2e12-5383159e72d6@arm.com>

On Mon, Nov 09, 2020 at 09:48:07AM +0000, Suzuki K Poulose wrote:
> On 11/6/20 8:34 PM, Mathieu Poirier wrote:
> > On Wed, Oct 28, 2020 at 10:09:38PM +0000, Suzuki K Poulose wrote:
> > > In preparation to detect the support for system instruction
> > > support, move the detection of the device access to the target
> > > CPU.
> > > 
> > > Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com>
> > > ---
> > >   .../coresight/coresight-etm4x-core.c          | 45 ++++++++++++++++---
> > >   1 file changed, 40 insertions(+), 5 deletions(-)
> > > 
> > > diff --git a/drivers/hwtracing/coresight/coresight-etm4x-core.c b/drivers/hwtracing/coresight/coresight-etm4x-core.c
> > > index f038bb10bc78..308674ab746c 100644
> > > --- a/drivers/hwtracing/coresight/coresight-etm4x-core.c
> > > +++ b/drivers/hwtracing/coresight/coresight-etm4x-core.c
> > > @@ -56,6 +56,11 @@ static u64 etm4_get_access_type(struct etmv4_config *config);
> > >   static enum cpuhp_state hp_online;
> > > +struct etm_init_arg {
> > 
> > s/etm_init_arg/etm4_init_arg
> 
> Part of the reason was to add a future IP support where it is not all
> ETM4. Again it doesn't really matter. I could change it.
>

I thought about that too but the inclusion of etmv4_drvdata cancels any attempts
at making things generic.
 
> > 
> > > +	struct etmv4_drvdata	*drvdata;
> > > +	struct csdev_access	*csa;
> > > +};
> > > +
> > >   u64 etm4x_sysreg_read(struct csdev_access *csa,
> > >   		      u32 offset,
> > >   		      bool _relaxed,
> > > @@ -669,6 +674,22 @@ static const struct coresight_ops etm4_cs_ops = {
> > >   	.source_ops	= &etm4_source_ops,
> > >   };
> > > +static bool etm_init_iomem_access(struct etmv4_drvdata *drvdata,
> > > +				  struct csdev_access *csa)
> > > +{
> > > +	*csa = CSDEV_ACCESS_IOMEM(drvdata->base);
> > > +	return true;
> > > +}
> > > +
> > > +static bool etm_init_csdev_access(struct etmv4_drvdata *drvdata,
> > > +				  struct csdev_access *csa)
> > > +{
> > > +	if (drvdata->base)
> > > +		return etm_init_iomem_access(drvdata, csa);
> > > +
> > > +	return false;
> > > +}
> > 
> > Returning a boolean rather than an int for the above two functions seems odd to
> > me.
> > 
> 
> We don't return an error from the caller of these functions. So, all we

And this is done from smp_call_function_single() where returning a meaningful
error value would mandate changes to struct etm_init_arg, which is needlessly
messy for this set.  Void my comment. 

> need to know is, if the operation was success or failure. Having bool
> makes it explicit for the checkings, rather than documenting the
> expected return values. Hence the choice. But I am open to changing them
> if you prefer it that way.
> 
> 
> 
> Cheers
> Suzuki

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2020-11-09 17:48 UTC|newest]

Thread overview: 154+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-10-28 22:09 [PATCH v3 00/26] coresight: Support for ETM system instructions Suzuki K Poulose
2020-10-28 22:09 ` Suzuki K Poulose
2020-10-28 22:09 ` Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 01/26] coresight: etm4x: Fix accesses to TRCVMIDCTLR1 Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 02/26] coresight: etm4x: Fix accesses to TRCCIDCTLR1 Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 03/26] coresight: etm4x: Update TRCIDR3.NUMPROCS handling to match v4.2 Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 04/26] coresight: etm4x: Fix accesses to TRCPROCSELR Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 05/26] coresight: etm4x: Handle TRCVIPCSSCTLR accesses Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 06/26] coresight: etm4x: Handle access to TRCSSPCICRn Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-02 21:46   ` Mathieu Poirier
2020-11-02 21:46     ` Mathieu Poirier
2020-11-02 22:04     ` Suzuki K Poulose
2020-11-02 22:04       ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 07/26] coresight: Introduce device access abstraction Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-03 17:14   ` Mathieu Poirier
2020-11-03 17:14     ` Mathieu Poirier
2020-11-03 17:25     ` Mathieu Poirier
2020-11-03 17:25       ` Mathieu Poirier
2020-11-04 10:07       ` Suzuki K Poulose
2020-11-04 10:07         ` Suzuki K Poulose
2020-11-09 21:00   ` Mathieu Poirier
2020-11-09 21:00     ` Mathieu Poirier
2020-11-10  9:24     ` Suzuki K Poulose
2020-11-10  9:24       ` Suzuki K Poulose
2020-11-10 17:02       ` Mathieu Poirier
2020-11-10 17:02         ` Mathieu Poirier
2020-10-28 22:09 ` [PATCH v3 08/26] coresight: tpiu: Prepare for using coresight " Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-03 18:03   ` Mathieu Poirier
2020-11-03 18:03     ` Mathieu Poirier
2020-10-28 22:09 ` [PATCH v3 09/26] coresight: Convert coresight_timeout to use " Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-03 18:03   ` Mathieu Poirier
2020-11-03 18:03     ` Mathieu Poirier
2020-11-04 10:42     ` Suzuki K Poulose
2020-11-04 10:42       ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 10/26] coresight: Convert claim/disclaim operations to use access wrappers Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-03 18:36   ` Mathieu Poirier
2020-11-03 18:36     ` Mathieu Poirier
2020-11-04 10:54     ` Suzuki K Poulose
2020-11-04 10:54       ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 11/26] coresight: etm4x: Always read the registers on the host CPU Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 12/26] coresight: etm4x: Convert all register accesses Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-03 18:53   ` Mathieu Poirier
2020-11-03 18:53     ` Mathieu Poirier
2020-10-28 22:09 ` [PATCH v3 13/26] coresight: etm4x: Add commentary on the registers Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-03 19:03   ` Mathieu Poirier
2020-11-03 19:03     ` Mathieu Poirier
2020-11-03 19:04   ` Mathieu Poirier
2020-11-03 19:04     ` Mathieu Poirier
2020-10-28 22:09 ` [PATCH v3 14/26] coresight: etm4x: Add sysreg access helpers Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-10-29 15:26   ` Suzuki K Poulose
2020-10-29 15:26     ` Suzuki K Poulose
2020-11-05 20:52   ` Mathieu Poirier
2020-11-05 20:52     ` Mathieu Poirier
2020-11-05 22:47     ` Suzuki K Poulose
2020-11-05 22:47       ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 15/26] coresight: etm4x: Define DEVARCH register fields Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 16/26] coresight: etm4x: Check for Software Lock Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-05 21:50   ` Mathieu Poirier
2020-11-05 21:50     ` Mathieu Poirier
2020-10-28 22:09 ` [PATCH v3 17/26] coresight: etm4x: Cleanup secure exception level masks Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-05 21:55   ` Mathieu Poirier
2020-11-05 21:55     ` Mathieu Poirier
2020-11-09  9:40     ` Suzuki K Poulose
2020-11-09  9:40       ` Suzuki K Poulose
2020-11-09 17:42       ` Mathieu Poirier
2020-11-09 17:42         ` Mathieu Poirier
2020-10-28 22:09 ` [PATCH v3 18/26] coresight: etm4x: Clean up " Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-06 18:52   ` Mathieu Poirier
2020-11-06 18:52     ` Mathieu Poirier
2020-11-09  9:44     ` Suzuki K Poulose
2020-11-09  9:44       ` Suzuki K Poulose
2020-11-10 23:15     ` Suzuki K Poulose
2020-11-10 23:15       ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 19/26] coresight: etm4x: Detect access early on the target CPU Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-06 20:34   ` Mathieu Poirier
2020-11-06 20:34     ` Mathieu Poirier
2020-11-09  9:48     ` Suzuki K Poulose
2020-11-09  9:48       ` Suzuki K Poulose
2020-11-09 17:48       ` Mathieu Poirier [this message]
2020-11-09 17:48         ` Mathieu Poirier
2020-11-06 20:46   ` Mathieu Poirier
2020-11-06 20:46     ` Mathieu Poirier
2020-11-10 10:47     ` Suzuki K Poulose
2020-11-10 10:47       ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 20/26] coresight: etm4x: Handle ETM architecture version Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-06 21:11   ` Mathieu Poirier
2020-11-06 21:11     ` Mathieu Poirier
2020-11-09  9:51     ` Suzuki K Poulose
2020-11-09  9:51       ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 21/26] coresight: etm4x: Use TRCDEVARCH for component discovery Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-06 21:42   ` Mathieu Poirier
2020-11-06 21:42     ` Mathieu Poirier
2020-10-28 22:09 ` [PATCH v3 22/26] coresight: etm4x: Add necessary synchronization for sysreg access Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-09 18:32   ` Mathieu Poirier
2020-11-09 18:32     ` Mathieu Poirier
2020-11-10 10:11     ` Suzuki K Poulose
2020-11-10 10:11       ` Suzuki K Poulose
2020-11-10 11:40       ` John Horley
2020-11-10 11:40         ` John Horley
2020-11-10 17:35       ` Mathieu Poirier
2020-11-10 17:35         ` Mathieu Poirier
2020-10-28 22:09 ` [PATCH v3 23/26] coresight: etm4x: Detect system instructions support Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-09 20:22   ` Mathieu Poirier
2020-11-09 20:22     ` Mathieu Poirier
2020-11-10  9:31     ` Suzuki K Poulose
2020-11-10  9:31       ` Suzuki K Poulose
2020-11-10 17:33       ` Mathieu Poirier
2020-11-10 17:33         ` Mathieu Poirier
2020-10-28 22:09 ` [PATCH v3 24/26] coresight: etm4x: Refactor probing routine Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-09 20:43   ` Mathieu Poirier
2020-11-09 20:43     ` Mathieu Poirier
2020-10-28 22:09 ` [PATCH v3 25/26] coresight: etm4x: Add support for sysreg only devices Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-09 20:46   ` Mathieu Poirier
2020-11-09 20:46     ` Mathieu Poirier
2020-11-10 10:50     ` Suzuki K Poulose
2020-11-10 10:50       ` Suzuki K Poulose
2020-10-28 22:09 ` [PATCH v3 26/26] dts: bindings: coresight: ETM system register access only units Suzuki K Poulose
2020-10-28 22:09   ` Suzuki K Poulose
2020-11-02 15:31   ` Rob Herring
2020-11-02 15:31     ` Rob Herring
2020-11-09 20:50   ` Mathieu Poirier
2020-11-09 20:50     ` Mathieu Poirier
2020-11-10 10:51     ` Suzuki K Poulose
2020-11-10 10:51       ` Suzuki K Poulose
2020-10-29  7:53 ` [PATCH v3 00/26] coresight: Support for ETM system instructions Mike Leach
2020-10-29  7:53   ` Mike Leach
2020-10-29 15:45   ` Suzuki K Poulose
2020-10-29 15:45     ` Suzuki K Poulose

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20201109174847.GC3395222@xps15 \
    --to=mathieu.poirier@linaro.org \
    --cc=coresight@lists.linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mike.leach@linaro.org \
    --cc=suzuki.poulose@arm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.