From: Michael Walle <michael@walle.cc> To: linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Tudor Ambarus <tudor.ambarus@microchip.com>, Michael Walle <michael@walle.cc>, Pratyush Yadav <p.yadav@ti.com>, Miquel Raynal <miquel.raynal@bootlin.com>, Richard Weinberger <richard@nod.at>, Vignesh Raghavendra <vigneshr@ti.com> Subject: [PATCH v3 0/3] mtd: spi-nor: otp: 4 byte mode fix and erase support Date: Thu, 20 May 2021 17:58:51 +0200 [thread overview] Message-ID: <20210520155854.16547-1-michael@walle.cc> (raw) This series is the follow up on the single patch mtd: spi-nor: implement OTP erase for Winbond and similar flashes Pratyush Yadav discovered a likely problem with bigger flashes, the address to access the security registers is either 3 or 4 byte (at least for winbond flashes). Changes since v2: - fix 3/4 byte mode access - use spi_nor_erase_sector() by swapping the nor->erase_opcode - use more consistent wording regarding the security registers Changes since v1: - fixed kernel doc There is also a patch for mtd-utils to add a small tool to issue the erase: https://lore.kernel.org/linux-mtd/20210510201319.25975-1-michael@walle.cc/ Michael Walle (3): mtd: spi-nor: otp: fix access to security registers in 4 byte mode mtd: spi-nor: otp: use more consistent wording mtd: spi-nor: otp: implement erase for Winbond and similar flashes drivers/mtd/spi-nor/core.c | 6 +-- drivers/mtd/spi-nor/core.h | 6 +++ drivers/mtd/spi-nor/otp.c | 79 +++++++++++++++++++++++++++++------ drivers/mtd/spi-nor/winbond.c | 1 + 4 files changed, 77 insertions(+), 15 deletions(-) -- 2.20.1
WARNING: multiple messages have this Message-ID (diff)
From: Michael Walle <michael@walle.cc> To: linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Tudor Ambarus <tudor.ambarus@microchip.com>, Michael Walle <michael@walle.cc>, Pratyush Yadav <p.yadav@ti.com>, Miquel Raynal <miquel.raynal@bootlin.com>, Richard Weinberger <richard@nod.at>, Vignesh Raghavendra <vigneshr@ti.com> Subject: [PATCH v3 0/3] mtd: spi-nor: otp: 4 byte mode fix and erase support Date: Thu, 20 May 2021 17:58:51 +0200 [thread overview] Message-ID: <20210520155854.16547-1-michael@walle.cc> (raw) This series is the follow up on the single patch mtd: spi-nor: implement OTP erase for Winbond and similar flashes Pratyush Yadav discovered a likely problem with bigger flashes, the address to access the security registers is either 3 or 4 byte (at least for winbond flashes). Changes since v2: - fix 3/4 byte mode access - use spi_nor_erase_sector() by swapping the nor->erase_opcode - use more consistent wording regarding the security registers Changes since v1: - fixed kernel doc There is also a patch for mtd-utils to add a small tool to issue the erase: https://lore.kernel.org/linux-mtd/20210510201319.25975-1-michael@walle.cc/ Michael Walle (3): mtd: spi-nor: otp: fix access to security registers in 4 byte mode mtd: spi-nor: otp: use more consistent wording mtd: spi-nor: otp: implement erase for Winbond and similar flashes drivers/mtd/spi-nor/core.c | 6 +-- drivers/mtd/spi-nor/core.h | 6 +++ drivers/mtd/spi-nor/otp.c | 79 +++++++++++++++++++++++++++++------ drivers/mtd/spi-nor/winbond.c | 1 + 4 files changed, 77 insertions(+), 15 deletions(-) -- 2.20.1 ______________________________________________________ Linux MTD discussion mailing list http://lists.infradead.org/mailman/listinfo/linux-mtd/
next reply other threads:[~2021-05-20 15:59 UTC|newest] Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-05-20 15:58 Michael Walle [this message] 2021-05-20 15:58 ` [PATCH v3 0/3] mtd: spi-nor: otp: 4 byte mode fix and erase support Michael Walle 2021-05-20 15:58 ` [PATCH v3 1/3] mtd: spi-nor: otp: fix access to security registers in 4 byte mode Michael Walle 2021-05-20 15:58 ` Michael Walle 2021-05-20 17:40 ` Pratyush Yadav 2021-05-20 17:40 ` Pratyush Yadav 2021-05-31 8:00 ` Tudor.Ambarus 2021-05-31 8:00 ` Tudor.Ambarus 2021-05-31 8:07 ` Tudor.Ambarus 2021-05-31 8:07 ` Tudor.Ambarus 2021-05-20 15:58 ` [PATCH v3 2/3] mtd: spi-nor: otp: use more consistent wording Michael Walle 2021-05-20 15:58 ` Michael Walle 2021-05-20 17:39 ` Pratyush Yadav 2021-05-20 17:39 ` Pratyush Yadav 2021-05-20 19:48 ` Michael Walle 2021-05-20 19:48 ` Michael Walle 2021-05-31 8:12 ` Tudor.Ambarus 2021-05-31 8:12 ` Tudor.Ambarus 2021-05-20 15:58 ` [PATCH v3 3/3] mtd: spi-nor: otp: implement erase for Winbond and similar flashes Michael Walle 2021-05-20 15:58 ` Michael Walle 2021-05-20 17:51 ` Pratyush Yadav 2021-05-20 17:51 ` Pratyush Yadav 2021-05-20 19:42 ` Michael Walle 2021-05-20 19:42 ` Michael Walle
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20210520155854.16547-1-michael@walle.cc \ --to=michael@walle.cc \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-mtd@lists.infradead.org \ --cc=miquel.raynal@bootlin.com \ --cc=p.yadav@ti.com \ --cc=richard@nod.at \ --cc=tudor.ambarus@microchip.com \ --cc=vigneshr@ti.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.