From: "S.H. Xie" <shaohui.xie@nxp.com>
To: Shawn Guo <shawnguo@kernel.org>
Cc: "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"robh+dt@kernel.org" <robh+dt@kernel.org>,
"mark.rutland@arm.com" <mark.rutland@arm.com>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"catalin.marinas@arm.com" <catalin.marinas@arm.com>,
"will.deacon@arm.com" <will.deacon@arm.com>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"Mihai Emilian Bantea" <mihai.bantea@nxp.com>,
"C.H. Zhao" <chenhui.zhao@nxp.com>,
"arnd@arndb.de" <arnd@arndb.de>,
"Z.Q. Hou" <zhiqiang.hou@nxp.com>,
"M.H. Lian" <minghuan.lian@nxp.com>,
Vincent Hu <mingkai.hu@nxp.com>,
"Horia Geanta Neag" <horia.geanta@nxp.com>,
"Q.Y. Gong" <qianyu.gong@nxp.com>
Subject: RE: [PATCH 3/7] [v2] arm64: dts: add QorIQ LS1046A SoC support
Date: Fri, 9 Sep 2016 06:46:37 +0000 [thread overview]
Message-ID: <DB5PR0401MB21837ABC4366AA0040A235A3E8FA0@DB5PR0401MB2183.eurprd04.prod.outlook.com> (raw)
In-Reply-To: <20160908130549.GA16911@tiger>
> -----Original Message-----
> From: Shawn Guo [mailto:shawnguo@kernel.org]
> Sent: Thursday, September 08, 2016 9:06 PM
> To: shh.xie@gmail.com
> Cc: devicetree@vger.kernel.org; robh+dt@kernel.org; mark.rutland@arm.com;
> linux-arm-kernel@lists.infradead.org; catalin.marinas@arm.com;
> will.deacon@arm.com; linux-kernel@vger.kernel.org; Mihai Emilian Bantea
> <mihai.bantea@nxp.com>; C.H. Zhao <chenhui.zhao@nxp.com>; arnd@arndb.de;
> S.H. Xie <shaohui.xie@nxp.com>; Z.Q. Hou <zhiqiang.hou@nxp.com>; M.H. Lian
> <minghuan.lian@nxp.com>; Vincent Hu <mingkai.hu@nxp.com>; Horia Geanta
> Neag <horia.geanta@nxp.com>; Q.Y. Gong <qianyu.gong@nxp.com>
> Subject: Re: [PATCH 3/7] [v2] arm64: dts: add QorIQ LS1046A SoC support
>
> On Mon, Sep 05, 2016 at 06:01:31PM +0800, shh.xie@gmail.com wrote:
> > + soc {
> > + compatible = "simple-bus";
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + ranges;
> > +
> > + clockgen: clocking@1ee1000 {
> > + compatible = "fsl,ls1046a-clockgen";
> > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > + #clock-cells = <2>;
> > + clocks = <&sysclk>;
> > + };
> > +
> > + scfg: scfg@1570000 {
>
> Instead of having device node in arbitrary place, can we sort all the nodes under
> 'simple-bus' in order of unit-address?
[S.H] Will sort the nodes in order of unit-address in next version.
Thanks,
Shaohui
WARNING: multiple messages have this Message-ID (diff)
From: "S.H. Xie" <shaohui.xie@nxp.com>
To: Shawn Guo <shawnguo@kernel.org>
Cc: "mark.rutland@arm.com" <mark.rutland@arm.com>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
Mihai Emilian Bantea <mihai.bantea@nxp.com>,
"C.H. Zhao" <chenhui.zhao@nxp.com>,
"arnd@arndb.de" <arnd@arndb.de>,
"catalin.marinas@arm.com" <catalin.marinas@arm.com>,
"Z.Q. Hou" <zhiqiang.hou@nxp.com>,
"will.deacon@arm.com" <will.deacon@arm.com>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"M.H. Lian" <minghuan.lian@nxp.com>,
"robh+dt@kernel.org" <robh+dt@kernel.org>,
Vincent Hu <mingkai.hu@nxp.com>,
Horia Geanta Neag <horia.geanta@nxp.com>,
"Q.Y. Gong" <qianyu.gong@nxp.com>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>
Subject: RE: [PATCH 3/7] [v2] arm64: dts: add QorIQ LS1046A SoC support
Date: Fri, 9 Sep 2016 06:46:37 +0000 [thread overview]
Message-ID: <DB5PR0401MB21837ABC4366AA0040A235A3E8FA0@DB5PR0401MB2183.eurprd04.prod.outlook.com> (raw)
In-Reply-To: <20160908130549.GA16911@tiger>
> -----Original Message-----
> From: Shawn Guo [mailto:shawnguo@kernel.org]
> Sent: Thursday, September 08, 2016 9:06 PM
> To: shh.xie@gmail.com
> Cc: devicetree@vger.kernel.org; robh+dt@kernel.org; mark.rutland@arm.com;
> linux-arm-kernel@lists.infradead.org; catalin.marinas@arm.com;
> will.deacon@arm.com; linux-kernel@vger.kernel.org; Mihai Emilian Bantea
> <mihai.bantea@nxp.com>; C.H. Zhao <chenhui.zhao@nxp.com>; arnd@arndb.de;
> S.H. Xie <shaohui.xie@nxp.com>; Z.Q. Hou <zhiqiang.hou@nxp.com>; M.H. Lian
> <minghuan.lian@nxp.com>; Vincent Hu <mingkai.hu@nxp.com>; Horia Geanta
> Neag <horia.geanta@nxp.com>; Q.Y. Gong <qianyu.gong@nxp.com>
> Subject: Re: [PATCH 3/7] [v2] arm64: dts: add QorIQ LS1046A SoC support
>
> On Mon, Sep 05, 2016 at 06:01:31PM +0800, shh.xie@gmail.com wrote:
> > + soc {
> > + compatible = "simple-bus";
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + ranges;
> > +
> > + clockgen: clocking@1ee1000 {
> > + compatible = "fsl,ls1046a-clockgen";
> > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > + #clock-cells = <2>;
> > + clocks = <&sysclk>;
> > + };
> > +
> > + scfg: scfg@1570000 {
>
> Instead of having device node in arbitrary place, can we sort all the nodes under
> 'simple-bus' in order of unit-address?
[S.H] Will sort the nodes in order of unit-address in next version.
Thanks,
Shaohui
WARNING: multiple messages have this Message-ID (diff)
From: shaohui.xie@nxp.com (S.H. Xie)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 3/7] [v2] arm64: dts: add QorIQ LS1046A SoC support
Date: Fri, 9 Sep 2016 06:46:37 +0000 [thread overview]
Message-ID: <DB5PR0401MB21837ABC4366AA0040A235A3E8FA0@DB5PR0401MB2183.eurprd04.prod.outlook.com> (raw)
In-Reply-To: <20160908130549.GA16911@tiger>
> -----Original Message-----
> From: Shawn Guo [mailto:shawnguo at kernel.org]
> Sent: Thursday, September 08, 2016 9:06 PM
> To: shh.xie at gmail.com
> Cc: devicetree at vger.kernel.org; robh+dt at kernel.org; mark.rutland at arm.com;
> linux-arm-kernel at lists.infradead.org; catalin.marinas at arm.com;
> will.deacon at arm.com; linux-kernel at vger.kernel.org; Mihai Emilian Bantea
> <mihai.bantea@nxp.com>; C.H. Zhao <chenhui.zhao@nxp.com>; arnd at arndb.de;
> S.H. Xie <shaohui.xie@nxp.com>; Z.Q. Hou <zhiqiang.hou@nxp.com>; M.H. Lian
> <minghuan.lian@nxp.com>; Vincent Hu <mingkai.hu@nxp.com>; Horia Geanta
> Neag <horia.geanta@nxp.com>; Q.Y. Gong <qianyu.gong@nxp.com>
> Subject: Re: [PATCH 3/7] [v2] arm64: dts: add QorIQ LS1046A SoC support
>
> On Mon, Sep 05, 2016 at 06:01:31PM +0800, shh.xie at gmail.com wrote:
> > + soc {
> > + compatible = "simple-bus";
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + ranges;
> > +
> > + clockgen: clocking at 1ee1000 {
> > + compatible = "fsl,ls1046a-clockgen";
> > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > + #clock-cells = <2>;
> > + clocks = <&sysclk>;
> > + };
> > +
> > + scfg: scfg at 1570000 {
>
> Instead of having device node in arbitrary place, can we sort all the nodes under
> 'simple-bus' in order of unit-address?
[S.H] Will sort the nodes in order of unit-address in next version.
Thanks,
Shaohui
next prev parent reply other threads:[~2016-09-09 7:26 UTC|newest]
Thread overview: 66+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-09-05 10:01 [PATCH 0/7] [v2] arm64: dts: add QorIQ LS1046A SoC and boards support shh.xie
2016-09-05 10:01 ` shh.xie at gmail.com
2016-09-05 10:01 ` shh.xie
2016-09-05 10:01 ` [PATCH 1/7] [v2] dt-bindings: fsl: updates bindings for some SoC-specific devices shh.xie
2016-09-05 10:01 ` shh.xie at gmail.com
2016-09-05 10:01 ` shh.xie
2016-09-08 2:30 ` Shawn Guo
2016-09-08 2:30 ` Shawn Guo
2016-09-08 2:30 ` Shawn Guo
2016-09-08 10:57 ` S.H. Xie
2016-09-08 10:57 ` S.H. Xie
2016-09-08 10:57 ` S.H. Xie
2016-09-05 10:01 ` [PATCH 2/7] [v2] dt-bindings: i2c: adds two more nxp devices shh.xie
2016-09-05 10:01 ` shh.xie at gmail.com
2016-09-05 10:01 ` shh.xie
2016-09-12 16:33 ` Rob Herring
2016-09-12 16:33 ` Rob Herring
2016-09-12 16:33 ` Rob Herring
2016-09-05 10:01 ` [PATCH 3/7] [v2] arm64: dts: add QorIQ LS1046A SoC support shh.xie
2016-09-05 10:01 ` shh.xie at gmail.com
2016-09-05 10:01 ` shh.xie
2016-09-08 13:05 ` Shawn Guo
2016-09-08 13:05 ` Shawn Guo
2016-09-09 6:46 ` S.H. Xie [this message]
2016-09-09 6:46 ` S.H. Xie
2016-09-09 6:46 ` S.H. Xie
2016-09-08 13:13 ` Mark Rutland
2016-09-08 13:13 ` Mark Rutland
2016-09-08 13:18 ` Mark Rutland
2016-09-08 13:18 ` Mark Rutland
2016-09-08 13:18 ` Mark Rutland
2016-09-09 6:55 ` S.H. Xie
2016-09-09 6:55 ` S.H. Xie
2016-09-09 6:55 ` S.H. Xie
2016-09-09 9:10 ` Mark Rutland
2016-09-09 9:10 ` Mark Rutland
2016-09-09 9:10 ` Mark Rutland
2016-09-09 9:17 ` S.H. Xie
2016-09-09 9:17 ` S.H. Xie
2016-09-09 9:17 ` S.H. Xie
2016-09-09 6:48 ` S.H. Xie
2016-09-09 6:48 ` S.H. Xie
2016-09-09 6:48 ` S.H. Xie
2016-09-08 13:23 ` Marc Zyngier
2016-09-08 13:23 ` Marc Zyngier
2016-09-08 13:23 ` Marc Zyngier
2016-09-09 9:00 ` S.H. Xie
2016-09-09 9:00 ` S.H. Xie
2016-09-09 9:00 ` S.H. Xie
2016-09-05 10:01 ` [PATCH 4/7] [v2] Documentation: DT: Add entry for QorIQ LS1046A-RDB board shh.xie
2016-09-05 10:01 ` shh.xie at gmail.com
2016-09-05 10:01 ` shh.xie
2016-09-05 10:01 ` [PATCH 5/7] [v2] arm64: dts: add LS1046A-RDB board support shh.xie
2016-09-05 10:01 ` shh.xie at gmail.com
2016-09-05 10:01 ` shh.xie
2016-09-08 13:12 ` Shawn Guo
2016-09-08 13:12 ` Shawn Guo
2016-09-09 6:44 ` S.H. Xie
2016-09-09 6:44 ` S.H. Xie
2016-09-09 6:44 ` S.H. Xie
2016-09-05 10:01 ` [PATCH 6/7] [v2] Documentation: DT: Add entry for QorIQ LS1046A-QDS board shh.xie
2016-09-05 10:01 ` shh.xie at gmail.com
2016-09-05 10:01 ` shh.xie
2016-09-05 10:01 ` [PATCH 7/7] [v2] arm64: dts: add LS1046A-QDS board support shh.xie
2016-09-05 10:01 ` shh.xie at gmail.com
2016-09-05 10:01 ` shh.xie
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=DB5PR0401MB21837ABC4366AA0040A235A3E8FA0@DB5PR0401MB2183.eurprd04.prod.outlook.com \
--to=shaohui.xie@nxp.com \
--cc=arnd@arndb.de \
--cc=catalin.marinas@arm.com \
--cc=chenhui.zhao@nxp.com \
--cc=devicetree@vger.kernel.org \
--cc=horia.geanta@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=mihai.bantea@nxp.com \
--cc=minghuan.lian@nxp.com \
--cc=mingkai.hu@nxp.com \
--cc=qianyu.gong@nxp.com \
--cc=robh+dt@kernel.org \
--cc=shawnguo@kernel.org \
--cc=will.deacon@arm.com \
--cc=zhiqiang.hou@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.