* [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds @ 2015-11-05 3:15 ` Zhiqiang Hou 0 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2015-11-05 3:15 UTC (permalink / raw) To: linuxppc-dev-uLR06cmDAlY/bJ5BZ2RsiQ, scottwood-KZfg59tc24xl57MIdRCFDg, galak-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r, benh-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r, paulus-eUNUBHrolfbYtjvyW6yDsg, mpe-Gsx/Oe8HsFggBc27wqDAHg, devicetree-u79uwXL29TY76Z2rM5mHXA, robh+dt-DgEjT+Ai2ygdnm+yROfE0A, pawel.moll-5wv7dgnIgG8, mark.rutland-5wv7dgnIgG8, ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg, harninder.rai-KZfg59tc24xl57MIdRCFDg Cc: Minghuan.Lian-KZfg59tc24xl57MIdRCFDg, Mingkai.Hu-KZfg59tc24xl57MIdRCFDg, Hou Zhiqiang From: Harninder Rai <harninder.rai-KZfg59tc24xl57MIdRCFDg@public.gmane.org> Signed-off-by: Harninder Rai <harninder.rai-KZfg59tc24xl57MIdRCFDg@public.gmane.org> Signed-off-by: Minghuan Lian <Minghuan.Lian-KZfg59tc24xl57MIdRCFDg@public.gmane.org> Signed-off-by: Hou Zhiqiang <B48286-KZfg59tc24xl57MIdRCFDg@public.gmane.org> --- V4: V3: - Remove gerrit stuff. V2: - Remove property clock-frequency. arch/powerpc/boot/dts/bsc9132qds.dts | 15 ++++++++++++++ arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi | 28 +++++++++++++++++++++++++++ arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi | 1 + 3 files changed, 44 insertions(+) diff --git a/arch/powerpc/boot/dts/bsc9132qds.dts b/arch/powerpc/boot/dts/bsc9132qds.dts index 6cab106..940d719 100644 --- a/arch/powerpc/boot/dts/bsc9132qds.dts +++ b/arch/powerpc/boot/dts/bsc9132qds.dts @@ -29,6 +29,21 @@ soc: soc@ff700000 { ranges = <0x0 0x0 0xff700000 0x100000>; }; + + pci0: pcie@ff70a000 { + reg = <0 0xff70a000 0 0x1000>; + ranges = <0x2000000 0x0 0x90000000 0 0x90000000 0x0 0x20000000 + 0x1000000 0x0 0x00000000 0 0xc0010000 0x0 0x10000>; + pcie@0 { + ranges = <0x2000000 0x0 0x90000000 + 0x2000000 0x0 0x90000000 + 0x0 0x20000000 + + 0x1000000 0x0 0x0 + 0x1000000 0x0 0x0 + 0x0 0x100000>; + }; + }; }; /include/ "bsc9132qds.dtsi" diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi index c723071..b5f0715 100644 --- a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi @@ -40,6 +40,34 @@ interrupts = <16 2 0 0 20 2 0 0>; }; +/* controller at 0xa000 */ +&pci0 { + compatible = "fsl,bsc9132-pcie", "fsl,qoriq-pcie-v2.2"; + device_type = "pci"; + #size-cells = <2>; + #address-cells = <3>; + bus-range = <0 255>; + interrupts = <16 2 0 0>; + + pcie@0 { + reg = <0 0 0 0 0>; + #interrupt-cells = <1>; + #size-cells = <2>; + #address-cells = <3>; + device_type = "pci"; + interrupts = <16 2 0 0>; + interrupt-map-mask = <0xf800 0 0 7>; + + interrupt-map = < + /* IDSEL 0x0 */ + 0000 0x0 0x0 0x1 &mpic 0x0 0x2 0x0 0x0 + 0000 0x0 0x0 0x2 &mpic 0x1 0x2 0x0 0x0 + 0000 0x0 0x0 0x3 &mpic 0x2 0x2 0x0 0x0 + 0000 0x0 0x0 0x4 &mpic 0x3 0x2 0x0 0x0 + >; + }; +}; + &soc { #address-cells = <1>; #size-cells = <1>; diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi index 301a9db..90f7949 100644 --- a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi @@ -45,6 +45,7 @@ serial0 = &serial0; ethernet0 = &enet0; ethernet1 = &enet1; + pci0 = &pci0; }; cpus { -- 2.1.0.27.g96db324 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply related [flat|nested] 18+ messages in thread
* [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds @ 2015-11-05 3:15 ` Zhiqiang Hou 0 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2015-11-05 3:15 UTC (permalink / raw) To: linuxppc-dev, scottwood, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, harninder.rai Cc: Minghuan.Lian, Mingkai.Hu, Hou Zhiqiang From: Harninder Rai <harninder.rai@freescale.com> Signed-off-by: Harninder Rai <harninder.rai@freescale.com> Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com> Signed-off-by: Hou Zhiqiang <B48286@freescale.com> --- V4: V3: - Remove gerrit stuff. V2: - Remove property clock-frequency. arch/powerpc/boot/dts/bsc9132qds.dts | 15 ++++++++++++++ arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi | 28 +++++++++++++++++++++++++++ arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi | 1 + 3 files changed, 44 insertions(+) diff --git a/arch/powerpc/boot/dts/bsc9132qds.dts b/arch/powerpc/boot/dts/bsc9132qds.dts index 6cab106..940d719 100644 --- a/arch/powerpc/boot/dts/bsc9132qds.dts +++ b/arch/powerpc/boot/dts/bsc9132qds.dts @@ -29,6 +29,21 @@ soc: soc@ff700000 { ranges = <0x0 0x0 0xff700000 0x100000>; }; + + pci0: pcie@ff70a000 { + reg = <0 0xff70a000 0 0x1000>; + ranges = <0x2000000 0x0 0x90000000 0 0x90000000 0x0 0x20000000 + 0x1000000 0x0 0x00000000 0 0xc0010000 0x0 0x10000>; + pcie@0 { + ranges = <0x2000000 0x0 0x90000000 + 0x2000000 0x0 0x90000000 + 0x0 0x20000000 + + 0x1000000 0x0 0x0 + 0x1000000 0x0 0x0 + 0x0 0x100000>; + }; + }; }; /include/ "bsc9132qds.dtsi" diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi index c723071..b5f0715 100644 --- a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi @@ -40,6 +40,34 @@ interrupts = <16 2 0 0 20 2 0 0>; }; +/* controller at 0xa000 */ +&pci0 { + compatible = "fsl,bsc9132-pcie", "fsl,qoriq-pcie-v2.2"; + device_type = "pci"; + #size-cells = <2>; + #address-cells = <3>; + bus-range = <0 255>; + interrupts = <16 2 0 0>; + + pcie@0 { + reg = <0 0 0 0 0>; + #interrupt-cells = <1>; + #size-cells = <2>; + #address-cells = <3>; + device_type = "pci"; + interrupts = <16 2 0 0>; + interrupt-map-mask = <0xf800 0 0 7>; + + interrupt-map = < + /* IDSEL 0x0 */ + 0000 0x0 0x0 0x1 &mpic 0x0 0x2 0x0 0x0 + 0000 0x0 0x0 0x2 &mpic 0x1 0x2 0x0 0x0 + 0000 0x0 0x0 0x3 &mpic 0x2 0x2 0x0 0x0 + 0000 0x0 0x0 0x4 &mpic 0x3 0x2 0x0 0x0 + >; + }; +}; + &soc { #address-cells = <1>; #size-cells = <1>; diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi index 301a9db..90f7949 100644 --- a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi @@ -45,6 +45,7 @@ serial0 = &serial0; ethernet0 = &enet0; ethernet1 = &enet1; + pci0 = &pci0; }; cpus { -- 2.1.0.27.g96db324 ^ permalink raw reply related [flat|nested] 18+ messages in thread
[parent not found: <1446693360-1578-1-git-send-email-Zhiqiang.Hou-KZfg59tc24xl57MIdRCFDg@public.gmane.org>]
* [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for bsc9132qds 2015-11-05 3:15 ` Zhiqiang Hou @ 2015-11-05 3:16 ` Zhiqiang Hou -1 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2015-11-05 3:16 UTC (permalink / raw) To: linuxppc-dev-uLR06cmDAlY/bJ5BZ2RsiQ, scottwood-KZfg59tc24xl57MIdRCFDg, galak-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r, benh-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r, paulus-eUNUBHrolfbYtjvyW6yDsg, mpe-Gsx/Oe8HsFggBc27wqDAHg, devicetree-u79uwXL29TY76Z2rM5mHXA, robh+dt-DgEjT+Ai2ygdnm+yROfE0A, pawel.moll-5wv7dgnIgG8, mark.rutland-5wv7dgnIgG8, ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg, harninder.rai-KZfg59tc24xl57MIdRCFDg Cc: Minghuan.Lian-KZfg59tc24xl57MIdRCFDg, Mingkai.Hu-KZfg59tc24xl57MIdRCFDg, Hou Zhiqiang From: Harninder Rai <harninder.rai-KZfg59tc24xl57MIdRCFDg@public.gmane.org> 1. Use machine_arch_initcall to hook mpc85xx_common_publish_devices This can ensure before pcibios_init() is called, pci controllers have been probed and added to the hose_list. 2. Add a workaround for errata A-005434 For the BSC9132, PEX_PEXIWARn[TRGT] for all windows defaults to 0xF, which is mapped to CCSRBAR. However, for other products, 0xF is mapped to the local memory. Therefore, for the BSC9132, any default PCI Express access to the local memory (DDR) will now access the CCSRBAR. This patch changes the mapping of targets of inbound windows PEX_PEXIWARn[TRGT] to the Local address space – 0x0 (from 0xF). Signed-off-by: Harninder Rai <harninder.rai-KZfg59tc24xl57MIdRCFDg@public.gmane.org> Signed-off-by: Minghuan Lian <Minghuan.Lian-KZfg59tc24xl57MIdRCFDg@public.gmane.org> Signed-off-by: Hou Zhiqiang <B48286-KZfg59tc24xl57MIdRCFDg@public.gmane.org> --- V4: V3: - Remove gerrit stuff. arch/powerpc/platforms/85xx/bsc913x_qds.c | 8 +++++++- arch/powerpc/sysdev/fsl_pci.c | 13 +++++++++++++ 2 files changed, 20 insertions(+), 1 deletion(-) diff --git a/arch/powerpc/platforms/85xx/bsc913x_qds.c b/arch/powerpc/platforms/85xx/bsc913x_qds.c index f0927e5..dcfafd6 100644 --- a/arch/powerpc/platforms/85xx/bsc913x_qds.c +++ b/arch/powerpc/platforms/85xx/bsc913x_qds.c @@ -17,6 +17,7 @@ #include <linux/pci.h> #include <asm/mpic.h> #include <sysdev/fsl_soc.h> +#include <sysdev/fsl_pci.h> #include <asm/udbg.h> #include "mpc85xx.h" @@ -46,10 +47,12 @@ static void __init bsc913x_qds_setup_arch(void) mpc85xx_smp_init(); #endif + fsl_pci_assign_primary(); + pr_info("bsc913x board from Freescale Semiconductor\n"); } -machine_device_initcall(bsc9132_qds, mpc85xx_common_publish_devices); +machine_arch_initcall(bsc9132_qds, mpc85xx_common_publish_devices); /* * Called very early, device-tree isn't unflattened @@ -67,6 +70,9 @@ define_machine(bsc9132_qds) { .probe = bsc9132_qds_probe, .setup_arch = bsc913x_qds_setup_arch, .init_IRQ = bsc913x_qds_pic_init, +#ifdef CONFIG_PCI + .pcibios_fixup_bus = fsl_pcibios_fixup_bus, +#endif .get_irq = mpic_get_irq, .restart = fsl_rstcr_restart, .calibrate_decr = generic_calibrate_decr, diff --git a/arch/powerpc/sysdev/fsl_pci.c b/arch/powerpc/sysdev/fsl_pci.c index ebc1f412..b8607f6 100644 --- a/arch/powerpc/sysdev/fsl_pci.c +++ b/arch/powerpc/sysdev/fsl_pci.c @@ -193,6 +193,19 @@ static void setup_pci_atmu(struct pci_controller *hose) const u64 *reg; int len; + if (of_device_is_compatible(hose->dn, "fsl,bsc9132-pcie")) { + /* + * BSC9132 Rev1.0 has an issue where all the PEX inbound + * windows have implemented the default target value as 0xf + * for CCSR space.In all Freescale legacy devices the target + * of 0xf is reserved for local memory space. 9132 Rev1.0 + * now has local mempry space mapped to target 0x0 instead of + * 0xf. Hence adding a workaround to remove the target 0xf + * defined for memory space from Inbound window attributes. + */ + piwar &= ~PIWAR_TGI_LOCAL; + } + if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) { if (in_be32(&pci->block_rev1) >= PCIE_IP_REV_2_2) { win_idx = 2; -- 2.1.0.27.g96db324 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply related [flat|nested] 18+ messages in thread
* [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for bsc9132qds @ 2015-11-05 3:16 ` Zhiqiang Hou 0 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2015-11-05 3:16 UTC (permalink / raw) To: linuxppc-dev, scottwood, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, harninder.rai Cc: Minghuan.Lian, Mingkai.Hu, Hou Zhiqiang From: Harninder Rai <harninder.rai@freescale.com> 1. Use machine_arch_initcall to hook mpc85xx_common_publish_devices This can ensure before pcibios_init() is called, pci controllers have been probed and added to the hose_list. 2. Add a workaround for errata A-005434 For the BSC9132, PEX_PEXIWARn[TRGT] for all windows defaults to 0xF, which is mapped to CCSRBAR. However, for other products, 0xF is mapped to the local memory. Therefore, for the BSC9132, any default PCI Express access to the local memory (DDR) will now access the CCSRBAR. This patch changes the mapping of targets of inbound windows PEX_PEXIWARn[TRGT] to the Local address space – 0x0 (from 0xF). Signed-off-by: Harninder Rai <harninder.rai@freescale.com> Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com> Signed-off-by: Hou Zhiqiang <B48286@freescale.com> --- V4: V3: - Remove gerrit stuff. arch/powerpc/platforms/85xx/bsc913x_qds.c | 8 +++++++- arch/powerpc/sysdev/fsl_pci.c | 13 +++++++++++++ 2 files changed, 20 insertions(+), 1 deletion(-) diff --git a/arch/powerpc/platforms/85xx/bsc913x_qds.c b/arch/powerpc/platforms/85xx/bsc913x_qds.c index f0927e5..dcfafd6 100644 --- a/arch/powerpc/platforms/85xx/bsc913x_qds.c +++ b/arch/powerpc/platforms/85xx/bsc913x_qds.c @@ -17,6 +17,7 @@ #include <linux/pci.h> #include <asm/mpic.h> #include <sysdev/fsl_soc.h> +#include <sysdev/fsl_pci.h> #include <asm/udbg.h> #include "mpc85xx.h" @@ -46,10 +47,12 @@ static void __init bsc913x_qds_setup_arch(void) mpc85xx_smp_init(); #endif + fsl_pci_assign_primary(); + pr_info("bsc913x board from Freescale Semiconductor\n"); } -machine_device_initcall(bsc9132_qds, mpc85xx_common_publish_devices); +machine_arch_initcall(bsc9132_qds, mpc85xx_common_publish_devices); /* * Called very early, device-tree isn't unflattened @@ -67,6 +70,9 @@ define_machine(bsc9132_qds) { .probe = bsc9132_qds_probe, .setup_arch = bsc913x_qds_setup_arch, .init_IRQ = bsc913x_qds_pic_init, +#ifdef CONFIG_PCI + .pcibios_fixup_bus = fsl_pcibios_fixup_bus, +#endif .get_irq = mpic_get_irq, .restart = fsl_rstcr_restart, .calibrate_decr = generic_calibrate_decr, diff --git a/arch/powerpc/sysdev/fsl_pci.c b/arch/powerpc/sysdev/fsl_pci.c index ebc1f412..b8607f6 100644 --- a/arch/powerpc/sysdev/fsl_pci.c +++ b/arch/powerpc/sysdev/fsl_pci.c @@ -193,6 +193,19 @@ static void setup_pci_atmu(struct pci_controller *hose) const u64 *reg; int len; + if (of_device_is_compatible(hose->dn, "fsl,bsc9132-pcie")) { + /* + * BSC9132 Rev1.0 has an issue where all the PEX inbound + * windows have implemented the default target value as 0xf + * for CCSR space.In all Freescale legacy devices the target + * of 0xf is reserved for local memory space. 9132 Rev1.0 + * now has local mempry space mapped to target 0x0 instead of + * 0xf. Hence adding a workaround to remove the target 0xf + * defined for memory space from Inbound window attributes. + */ + piwar &= ~PIWAR_TGI_LOCAL; + } + if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) { if (in_be32(&pci->block_rev1) >= PCIE_IP_REV_2_2) { win_idx = 2; -- 2.1.0.27.g96db324 ^ permalink raw reply related [flat|nested] 18+ messages in thread
* RE: [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for bsc9132qds 2015-11-05 3:16 ` Zhiqiang Hou @ 2015-11-17 2:31 ` Hou Zhiqiang -1 siblings, 0 replies; 18+ messages in thread From: Hou Zhiqiang @ 2015-11-17 2:31 UTC (permalink / raw) To: Zhiqiang Hou, linuxppc-dev, Scott Wood, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, Harninder Rai Cc: Lian M.H., Hu Vincent Hi, Any response, please comment. > -----Original Message----- > From: Zhiqiang Hou [mailto:Zhiqiang.Hou@freescale.com] > Sent: 2015年11月5日 11:16 > To: linuxppc-dev@lists.ozlabs.org; Wood Scott-B07421; > galak@kernel.crashing.org; benh@kernel.crashing.org; paulus@samba.org; > mpe@ellerman.id.au; devicetree@vger.kernel.org; robh+dt@kernel.org; > pawel.moll@arm.com; mark.rutland@arm.com; ijc+devicetree@hellion.org.uk; > Rai Harninder-B01044 > Cc: Lian Minghuan-B31939; Hu Mingkai-B21284; Hou Zhiqiang-B48286 > Subject: [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for > bsc9132qds > > From: Harninder Rai <harninder.rai@freescale.com> > > 1. Use machine_arch_initcall to hook mpc85xx_common_publish_devices This > can ensure before pcibios_init() is called, pci controllers have been > probed and added to the hose_list. > 2. Add a workaround for errata A-005434 > For the BSC9132, PEX_PEXIWARn[TRGT] for all windows defaults to 0xF, > which is mapped to CCSRBAR. However, for other products, 0xF is mapped to > the local memory. Therefore, for the BSC9132, any default PCI Express > access to the local memory (DDR) will now access the CCSRBAR. This patch > changes the mapping of targets of inbound windows PEX_PEXIWARn[TRGT] to > the Local address space – 0x0 (from 0xF). > > Signed-off-by: Harninder Rai <harninder.rai@freescale.com> > Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com> > --- > V4: V3: > - Remove gerrit stuff. > > arch/powerpc/platforms/85xx/bsc913x_qds.c | 8 +++++++- > arch/powerpc/sysdev/fsl_pci.c | 13 +++++++++++++ > 2 files changed, 20 insertions(+), 1 deletion(-) > > diff --git a/arch/powerpc/platforms/85xx/bsc913x_qds.c > b/arch/powerpc/platforms/85xx/bsc913x_qds.c > index f0927e5..dcfafd6 100644 > --- a/arch/powerpc/platforms/85xx/bsc913x_qds.c > +++ b/arch/powerpc/platforms/85xx/bsc913x_qds.c > @@ -17,6 +17,7 @@ > #include <linux/pci.h> > #include <asm/mpic.h> > #include <sysdev/fsl_soc.h> > +#include <sysdev/fsl_pci.h> > #include <asm/udbg.h> > > #include "mpc85xx.h" > @@ -46,10 +47,12 @@ static void __init bsc913x_qds_setup_arch(void) > mpc85xx_smp_init(); > #endif > > + fsl_pci_assign_primary(); > + > pr_info("bsc913x board from Freescale Semiconductor\n"); } > > -machine_device_initcall(bsc9132_qds, mpc85xx_common_publish_devices); > +machine_arch_initcall(bsc9132_qds, mpc85xx_common_publish_devices); > > /* > * Called very early, device-tree isn't unflattened @@ -67,6 +70,9 @@ > define_machine(bsc9132_qds) { > .probe = bsc9132_qds_probe, > .setup_arch = bsc913x_qds_setup_arch, > .init_IRQ = bsc913x_qds_pic_init, > +#ifdef CONFIG_PCI > + .pcibios_fixup_bus = fsl_pcibios_fixup_bus, > +#endif > .get_irq = mpic_get_irq, > .restart = fsl_rstcr_restart, > .calibrate_decr = generic_calibrate_decr, > diff --git a/arch/powerpc/sysdev/fsl_pci.c > b/arch/powerpc/sysdev/fsl_pci.c index ebc1f412..b8607f6 100644 > --- a/arch/powerpc/sysdev/fsl_pci.c > +++ b/arch/powerpc/sysdev/fsl_pci.c > @@ -193,6 +193,19 @@ static void setup_pci_atmu(struct pci_controller > *hose) > const u64 *reg; > int len; > > + if (of_device_is_compatible(hose->dn, "fsl,bsc9132-pcie")) { > + /* > + * BSC9132 Rev1.0 has an issue where all the PEX inbound > + * windows have implemented the default target value as 0xf > + * for CCSR space.In all Freescale legacy devices the target > + * of 0xf is reserved for local memory space. 9132 Rev1.0 > + * now has local mempry space mapped to target 0x0 instead of > + * 0xf. Hence adding a workaround to remove the target 0xf > + * defined for memory space from Inbound window attributes. > + */ > + piwar &= ~PIWAR_TGI_LOCAL; > + } > + > if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) { > if (in_be32(&pci->block_rev1) >= PCIE_IP_REV_2_2) { > win_idx = 2; > -- > 2.1.0.27.g96db324 Thanks, Zhiqiang _______________________________________________ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.ozlabs.org/listinfo/linuxppc-dev ^ permalink raw reply [flat|nested] 18+ messages in thread
* RE: [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for bsc9132qds @ 2015-11-17 2:31 ` Hou Zhiqiang 0 siblings, 0 replies; 18+ messages in thread From: Hou Zhiqiang @ 2015-11-17 2:31 UTC (permalink / raw) To: Zhiqiang Hou, linuxppc-dev, Scott Wood, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, Harninder Rai Cc: Lian M.H., Hu Vincent SGksDQoNCkFueSByZXNwb25zZSwgcGxlYXNlIGNvbW1lbnQuDQoNCj4gLS0tLS1PcmlnaW5hbCBN ZXNzYWdlLS0tLS0NCj4gRnJvbTogWmhpcWlhbmcgSG91IFttYWlsdG86WmhpcWlhbmcuSG91QGZy ZWVzY2FsZS5jb21dDQo+IFNlbnQ6IDIwMTXlubQxMeaciDXml6UgMTE6MTYNCj4gVG86IGxpbnV4 cHBjLWRldkBsaXN0cy5vemxhYnMub3JnOyBXb29kIFNjb3R0LUIwNzQyMTsNCj4gZ2FsYWtAa2Vy bmVsLmNyYXNoaW5nLm9yZzsgYmVuaEBrZXJuZWwuY3Jhc2hpbmcub3JnOyBwYXVsdXNAc2FtYmEu b3JnOw0KPiBtcGVAZWxsZXJtYW4uaWQuYXU7IGRldmljZXRyZWVAdmdlci5rZXJuZWwub3JnOyBy b2JoK2R0QGtlcm5lbC5vcmc7DQo+IHBhd2VsLm1vbGxAYXJtLmNvbTsgbWFyay5ydXRsYW5kQGFy bS5jb207IGlqYytkZXZpY2V0cmVlQGhlbGxpb24ub3JnLnVrOw0KPiBSYWkgSGFybmluZGVyLUIw MTA0NA0KPiBDYzogTGlhbiBNaW5naHVhbi1CMzE5Mzk7IEh1IE1pbmdrYWktQjIxMjg0OyBIb3Ug WmhpcWlhbmctQjQ4Mjg2DQo+IFN1YmplY3Q6IFtQQVRDSCBWNCAyLzJdIHBvd2VycGMvODV4eDog QWRkIFBDSWUgY29udHJvbGxlciBzdXBwb3J0IGZvcg0KPiBic2M5MTMycWRzDQo+IA0KPiBGcm9t OiBIYXJuaW5kZXIgUmFpIDxoYXJuaW5kZXIucmFpQGZyZWVzY2FsZS5jb20+DQo+IA0KPiAxLiBV c2UgbWFjaGluZV9hcmNoX2luaXRjYWxsIHRvIGhvb2sgbXBjODV4eF9jb21tb25fcHVibGlzaF9k ZXZpY2VzIFRoaXMNCj4gY2FuIGVuc3VyZSBiZWZvcmUgcGNpYmlvc19pbml0KCkgaXMgY2FsbGVk LCBwY2kgY29udHJvbGxlcnMgaGF2ZSBiZWVuDQo+IHByb2JlZCBhbmQgYWRkZWQgdG8gdGhlIGhv c2VfbGlzdC4NCj4gMi4gQWRkIGEgd29ya2Fyb3VuZCBmb3IgZXJyYXRhIEEtMDA1NDM0DQo+IEZv ciB0aGUgQlNDOTEzMiwgUEVYX1BFWElXQVJuW1RSR1RdIGZvciBhbGwgd2luZG93cyBkZWZhdWx0 cyB0byAweEYsDQo+IHdoaWNoIGlzIG1hcHBlZCB0byBDQ1NSQkFSLiBIb3dldmVyLCBmb3Igb3Ro ZXIgcHJvZHVjdHMsIDB4RiBpcyBtYXBwZWQgdG8NCj4gdGhlIGxvY2FsIG1lbW9yeS4gVGhlcmVm b3JlLCBmb3IgdGhlIEJTQzkxMzIsIGFueSBkZWZhdWx0IFBDSSBFeHByZXNzDQo+IGFjY2VzcyB0 byB0aGUgbG9jYWwgbWVtb3J5IChERFIpIHdpbGwgbm93IGFjY2VzcyB0aGUgQ0NTUkJBUi4gVGhp cyBwYXRjaA0KPiBjaGFuZ2VzIHRoZSBtYXBwaW5nIG9mIHRhcmdldHMgb2YgaW5ib3VuZCB3aW5k b3dzIFBFWF9QRVhJV0FSbltUUkdUXSB0bw0KPiB0aGUgTG9jYWwgYWRkcmVzcyBzcGFjZSDigJMg MHgwIChmcm9tIDB4RikuDQo+IA0KPiBTaWduZWQtb2ZmLWJ5OiBIYXJuaW5kZXIgUmFpIDxoYXJu aW5kZXIucmFpQGZyZWVzY2FsZS5jb20+DQo+IFNpZ25lZC1vZmYtYnk6IE1pbmdodWFuIExpYW4g PE1pbmdodWFuLkxpYW5AZnJlZXNjYWxlLmNvbT4NCj4gU2lnbmVkLW9mZi1ieTogSG91IFpoaXFp YW5nIDxCNDgyODZAZnJlZXNjYWxlLmNvbT4NCj4gLS0tDQo+IFY0OiBWMzoNCj4gIC0gUmVtb3Zl IGdlcnJpdCBzdHVmZi4NCj4gDQo+ICBhcmNoL3Bvd2VycGMvcGxhdGZvcm1zLzg1eHgvYnNjOTEz eF9xZHMuYyB8ICA4ICsrKysrKystDQo+ICBhcmNoL3Bvd2VycGMvc3lzZGV2L2ZzbF9wY2kuYyAg ICAgICAgICAgICB8IDEzICsrKysrKysrKysrKysNCj4gIDIgZmlsZXMgY2hhbmdlZCwgMjAgaW5z ZXJ0aW9ucygrKSwgMSBkZWxldGlvbigtKQ0KPiANCj4gZGlmZiAtLWdpdCBhL2FyY2gvcG93ZXJw Yy9wbGF0Zm9ybXMvODV4eC9ic2M5MTN4X3Fkcy5jDQo+IGIvYXJjaC9wb3dlcnBjL3BsYXRmb3Jt cy84NXh4L2JzYzkxM3hfcWRzLmMNCj4gaW5kZXggZjA5MjdlNS4uZGNmYWZkNiAxMDA2NDQNCj4g LS0tIGEvYXJjaC9wb3dlcnBjL3BsYXRmb3Jtcy84NXh4L2JzYzkxM3hfcWRzLmMNCj4gKysrIGIv YXJjaC9wb3dlcnBjL3BsYXRmb3Jtcy84NXh4L2JzYzkxM3hfcWRzLmMNCj4gQEAgLTE3LDYgKzE3 LDcgQEANCj4gICNpbmNsdWRlIDxsaW51eC9wY2kuaD4NCj4gICNpbmNsdWRlIDxhc20vbXBpYy5o Pg0KPiAgI2luY2x1ZGUgPHN5c2Rldi9mc2xfc29jLmg+DQo+ICsjaW5jbHVkZSA8c3lzZGV2L2Zz bF9wY2kuaD4NCj4gICNpbmNsdWRlIDxhc20vdWRiZy5oPg0KPiANCj4gICNpbmNsdWRlICJtcGM4 NXh4LmgiDQo+IEBAIC00NiwxMCArNDcsMTIgQEAgc3RhdGljIHZvaWQgX19pbml0IGJzYzkxM3hf cWRzX3NldHVwX2FyY2godm9pZCkNCj4gIAltcGM4NXh4X3NtcF9pbml0KCk7DQo+ICAjZW5kaWYN Cj4gDQo+ICsJZnNsX3BjaV9hc3NpZ25fcHJpbWFyeSgpOw0KPiArDQo+ICAJcHJfaW5mbygiYnNj OTEzeCBib2FyZCBmcm9tIEZyZWVzY2FsZSBTZW1pY29uZHVjdG9yXG4iKTsgIH0NCj4gDQo+IC1t YWNoaW5lX2RldmljZV9pbml0Y2FsbChic2M5MTMyX3FkcywgbXBjODV4eF9jb21tb25fcHVibGlz aF9kZXZpY2VzKTsNCj4gK21hY2hpbmVfYXJjaF9pbml0Y2FsbChic2M5MTMyX3FkcywgbXBjODV4 eF9jb21tb25fcHVibGlzaF9kZXZpY2VzKTsNCj4gDQo+ICAvKg0KPiAgICogQ2FsbGVkIHZlcnkg ZWFybHksIGRldmljZS10cmVlIGlzbid0IHVuZmxhdHRlbmVkIEBAIC02Nyw2ICs3MCw5IEBADQo+ IGRlZmluZV9tYWNoaW5lKGJzYzkxMzJfcWRzKSB7DQo+ICAJLnByb2JlCQkJPSBic2M5MTMyX3Fk c19wcm9iZSwNCj4gIAkuc2V0dXBfYXJjaAkJPSBic2M5MTN4X3Fkc19zZXR1cF9hcmNoLA0KPiAg CS5pbml0X0lSUQkJPSBic2M5MTN4X3Fkc19waWNfaW5pdCwNCj4gKyNpZmRlZiBDT05GSUdfUENJ DQo+ICsJLnBjaWJpb3NfZml4dXBfYnVzCT0gZnNsX3BjaWJpb3NfZml4dXBfYnVzLA0KPiArI2Vu ZGlmDQo+ICAJLmdldF9pcnEJCT0gbXBpY19nZXRfaXJxLA0KPiAgCS5yZXN0YXJ0CQk9IGZzbF9y c3Rjcl9yZXN0YXJ0LA0KPiAgCS5jYWxpYnJhdGVfZGVjcgkJPSBnZW5lcmljX2NhbGlicmF0ZV9k ZWNyLA0KPiBkaWZmIC0tZ2l0IGEvYXJjaC9wb3dlcnBjL3N5c2Rldi9mc2xfcGNpLmMNCj4gYi9h cmNoL3Bvd2VycGMvc3lzZGV2L2ZzbF9wY2kuYyBpbmRleCBlYmMxZjQxMi4uYjg2MDdmNiAxMDA2 NDQNCj4gLS0tIGEvYXJjaC9wb3dlcnBjL3N5c2Rldi9mc2xfcGNpLmMNCj4gKysrIGIvYXJjaC9w b3dlcnBjL3N5c2Rldi9mc2xfcGNpLmMNCj4gQEAgLTE5Myw2ICsxOTMsMTkgQEAgc3RhdGljIHZv aWQgc2V0dXBfcGNpX2F0bXUoc3RydWN0IHBjaV9jb250cm9sbGVyDQo+ICpob3NlKQ0KPiAgCWNv bnN0IHU2NCAqcmVnOw0KPiAgCWludCBsZW47DQo+IA0KPiArCWlmIChvZl9kZXZpY2VfaXNfY29t cGF0aWJsZShob3NlLT5kbiwgImZzbCxic2M5MTMyLXBjaWUiKSkgew0KPiArCQkvKg0KPiArCQkg KiBCU0M5MTMyIFJldjEuMCBoYXMgYW4gaXNzdWUgd2hlcmUgYWxsIHRoZSBQRVggaW5ib3VuZA0K PiArCQkgKiB3aW5kb3dzIGhhdmUgaW1wbGVtZW50ZWQgdGhlIGRlZmF1bHQgdGFyZ2V0IHZhbHVl IGFzIDB4Zg0KPiArCQkgKiBmb3IgQ0NTUiBzcGFjZS5JbiBhbGwgRnJlZXNjYWxlIGxlZ2FjeSBk ZXZpY2VzIHRoZSB0YXJnZXQNCj4gKwkJICogb2YgMHhmIGlzIHJlc2VydmVkIGZvciBsb2NhbCBt ZW1vcnkgc3BhY2UuIDkxMzIgUmV2MS4wDQo+ICsJCSAqIG5vdyBoYXMgbG9jYWwgbWVtcHJ5IHNw YWNlIG1hcHBlZCB0byB0YXJnZXQgMHgwIGluc3RlYWQgb2YNCj4gKwkJICogMHhmLiBIZW5jZSBh ZGRpbmcgYSB3b3JrYXJvdW5kIHRvIHJlbW92ZSB0aGUgdGFyZ2V0IDB4Zg0KPiArCQkgKiBkZWZp bmVkIGZvciBtZW1vcnkgc3BhY2UgZnJvbSBJbmJvdW5kIHdpbmRvdyBhdHRyaWJ1dGVzLg0KPiAr CQkgKi8NCj4gKwkJcGl3YXIgJj0gflBJV0FSX1RHSV9MT0NBTDsNCj4gKwl9DQo+ICsNCj4gIAlp ZiAoZWFybHlfZmluZF9jYXBhYmlsaXR5KGhvc2UsIDAsIDAsIFBDSV9DQVBfSURfRVhQKSkgew0K PiAgCQlpZiAoaW5fYmUzMigmcGNpLT5ibG9ja19yZXYxKSA+PSBQQ0lFX0lQX1JFVl8yXzIpIHsN Cj4gIAkJCXdpbl9pZHggPSAyOw0KPiAtLQ0KPiAyLjEuMC4yNy5nOTZkYjMyNA0KDQpUaGFua3Ms DQpaaGlxaWFuZw0K ^ permalink raw reply [flat|nested] 18+ messages in thread
[parent not found: <CY1PR0301MB07806A3A31D76967125054C28B1D0-YrwGdl+PljnwWZenWrSUgZwN6zqB+hSMnBOFsp37pqbUKgpGm//BTAC/G2K4zDHf@public.gmane.org>]
* Re: [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for bsc9132qds 2015-11-17 2:31 ` Hou Zhiqiang @ 2015-11-20 3:02 ` Scott Wood -1 siblings, 0 replies; 18+ messages in thread From: Scott Wood @ 2015-11-20 3:02 UTC (permalink / raw) To: Hou Zhiqiang-B48286, Zhiqiang Hou, linuxppc-dev-uLR06cmDAlY/bJ5BZ2RsiQ, galak-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r, benh-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r, paulus-eUNUBHrolfbYtjvyW6yDsg, mpe-Gsx/Oe8HsFggBc27wqDAHg, devicetree-u79uwXL29TY76Z2rM5mHXA, robh+dt-DgEjT+Ai2ygdnm+yROfE0A, pawel.moll-5wv7dgnIgG8, mark.rutland-5wv7dgnIgG8, ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg, Rai Harninder-B01044 Cc: Lian Minghuan-B31939, Hu Mingkai-B21284 On Mon, 2015-11-16 at 20:31 -0600, Hou Zhiqiang-B48286 wrote: > Hi, > > Any response, please comment. They look OK. -Scott > > > -----Original Message----- > > From: Zhiqiang Hou [mailto:Zhiqiang.Hou-KZfg59tc24xl57MIdRCFDg@public.gmane.org] > > Sent: 2015年11月5日 11:16 > > To: linuxppc-dev-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org; Wood Scott-B07421; > > galak-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r@public.gmane.org; benh-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r@public.gmane.org; paulus@samba.org; > > mpe-Gsx/Oe8HsFggBc27wqDAHg@public.gmane.org; devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org; robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org; > > pawel.moll-5wv7dgnIgG8@public.gmane.org; mark.rutland-5wv7dgnIgG8@public.gmane.org; ijc+devicetree-KcIKpvwj1kXF2uMehF1BdA@public.gmane.orgg.uk; > > Rai Harninder-B01044 > > Cc: Lian Minghuan-B31939; Hu Mingkai-B21284; Hou Zhiqiang-B48286 > > Subject: [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for > > bsc9132qds > > > > From: Harninder Rai <harninder.rai-KZfg59tc24xl57MIdRCFDg@public.gmane.org> > > > > 1. Use machine_arch_initcall to hook mpc85xx_common_publish_devices This > > can ensure before pcibios_init() is called, pci controllers have been > > probed and added to the hose_list. > > 2. Add a workaround for errata A-005434 > > For the BSC9132, PEX_PEXIWARn[TRGT] for all windows defaults to 0xF, > > which is mapped to CCSRBAR. However, for other products, 0xF is mapped to > > the local memory. Therefore, for the BSC9132, any default PCI Express > > access to the local memory (DDR) will now access the CCSRBAR. This patch > > changes the mapping of targets of inbound windows PEX_PEXIWARn[TRGT] to > > the Local address space – 0x0 (from 0xF). > > > > Signed-off-by: Harninder Rai <harninder.rai-KZfg59tc24xl57MIdRCFDg@public.gmane.org> > > Signed-off-by: Minghuan Lian <Minghuan.Lian-KZfg59tc24xl57MIdRCFDg@public.gmane.org> > > Signed-off-by: Hou Zhiqiang <B48286-KZfg59tc24xl57MIdRCFDg@public.gmane.org> > > --- > > V4: V3: > > - Remove gerrit stuff. > > > > arch/powerpc/platforms/85xx/bsc913x_qds.c | 8 +++++++- > > arch/powerpc/sysdev/fsl_pci.c | 13 +++++++++++++ > > 2 files changed, 20 insertions(+), 1 deletion(-) > > > > diff --git a/arch/powerpc/platforms/85xx/bsc913x_qds.c > > b/arch/powerpc/platforms/85xx/bsc913x_qds.c > > index f0927e5..dcfafd6 100644 > > --- a/arch/powerpc/platforms/85xx/bsc913x_qds.c > > +++ b/arch/powerpc/platforms/85xx/bsc913x_qds.c > > @@ -17,6 +17,7 @@ > > #include <linux/pci.h> > > #include <asm/mpic.h> > > #include <sysdev/fsl_soc.h> > > +#include <sysdev/fsl_pci.h> > > #include <asm/udbg.h> > > > > #include "mpc85xx.h" > > @@ -46,10 +47,12 @@ static void __init bsc913x_qds_setup_arch(void) > > mpc85xx_smp_init(); > > #endif > > > > + fsl_pci_assign_primary(); > > + > > pr_info("bsc913x board from Freescale Semiconductor\n"); } > > > > -machine_device_initcall(bsc9132_qds, mpc85xx_common_publish_devices); > > +machine_arch_initcall(bsc9132_qds, mpc85xx_common_publish_devices); > > > > /* > > * Called very early, device-tree isn't unflattened @@ -67,6 +70,9 @@ > > define_machine(bsc9132_qds) { > > .probe = bsc9132_qds_probe, > > .setup_arch = bsc913x_qds_setup_arch, > > .init_IRQ = bsc913x_qds_pic_init, > > +#ifdef CONFIG_PCI > > + .pcibios_fixup_bus = fsl_pcibios_fixup_bus, > > +#endif > > .get_irq = mpic_get_irq, > > .restart = fsl_rstcr_restart, > > .calibrate_decr = generic_calibrate_decr, > > diff --git a/arch/powerpc/sysdev/fsl_pci.c > > b/arch/powerpc/sysdev/fsl_pci.c index ebc1f412..b8607f6 100644 > > --- a/arch/powerpc/sysdev/fsl_pci.c > > +++ b/arch/powerpc/sysdev/fsl_pci.c > > @@ -193,6 +193,19 @@ static void setup_pci_atmu(struct pci_controller > > *hose) > > const u64 *reg; > > int len; > > > > + if (of_device_is_compatible(hose->dn, "fsl,bsc9132-pcie")) { > > + /* > > + * BSC9132 Rev1.0 has an issue where all the PEX inbound > > + * windows have implemented the default target value as > > 0xf > > + * for CCSR space.In all Freescale legacy devices the > > target > > + * of 0xf is reserved for local memory space. 9132 Rev1.0 > > + * now has local mempry space mapped to target 0x0 > > instead of > > + * 0xf. Hence adding a workaround to remove the target > > 0xf > > + * defined for memory space from Inbound window > > attributes. > > + */ > > + piwar &= ~PIWAR_TGI_LOCAL; > > + } > > + > > if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) { > > if (in_be32(&pci->block_rev1) >= PCIE_IP_REV_2_2) { > > win_idx = 2; > > -- > > 2.1.0.27.g96db324 > > Thanks, > Zhiqiang -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 18+ messages in thread
* Re: [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for bsc9132qds @ 2015-11-20 3:02 ` Scott Wood 0 siblings, 0 replies; 18+ messages in thread From: Scott Wood @ 2015-11-20 3:02 UTC (permalink / raw) To: Hou Zhiqiang-B48286, Zhiqiang Hou, linuxppc-dev, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, Rai Harninder-B01044 Cc: Lian Minghuan-B31939, Hu Mingkai-B21284 On Mon, 2015-11-16 at 20:31 -0600, Hou Zhiqiang-B48286 wrote: > Hi, > > Any response, please comment. They look OK. -Scott > > > -----Original Message----- > > From: Zhiqiang Hou [mailto:Zhiqiang.Hou@freescale.com] > > Sent: 2015年11月5日 11:16 > > To: linuxppc-dev@lists.ozlabs.org; Wood Scott-B07421; > > galak@kernel.crashing.org; benh@kernel.crashing.org; paulus@samba.org; > > mpe@ellerman.id.au; devicetree@vger.kernel.org; robh+dt@kernel.org; > > pawel.moll@arm.com; mark.rutland@arm.com; ijc+devicetree@hellion.org.uk; > > Rai Harninder-B01044 > > Cc: Lian Minghuan-B31939; Hu Mingkai-B21284; Hou Zhiqiang-B48286 > > Subject: [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for > > bsc9132qds > > > > From: Harninder Rai <harninder.rai@freescale.com> > > > > 1. Use machine_arch_initcall to hook mpc85xx_common_publish_devices This > > can ensure before pcibios_init() is called, pci controllers have been > > probed and added to the hose_list. > > 2. Add a workaround for errata A-005434 > > For the BSC9132, PEX_PEXIWARn[TRGT] for all windows defaults to 0xF, > > which is mapped to CCSRBAR. However, for other products, 0xF is mapped to > > the local memory. Therefore, for the BSC9132, any default PCI Express > > access to the local memory (DDR) will now access the CCSRBAR. This patch > > changes the mapping of targets of inbound windows PEX_PEXIWARn[TRGT] to > > the Local address space – 0x0 (from 0xF). > > > > Signed-off-by: Harninder Rai <harninder.rai@freescale.com> > > Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com> > > Signed-off-by: Hou Zhiqiang <B48286@freescale.com> > > --- > > V4: V3: > > - Remove gerrit stuff. > > > > arch/powerpc/platforms/85xx/bsc913x_qds.c | 8 +++++++- > > arch/powerpc/sysdev/fsl_pci.c | 13 +++++++++++++ > > 2 files changed, 20 insertions(+), 1 deletion(-) > > > > diff --git a/arch/powerpc/platforms/85xx/bsc913x_qds.c > > b/arch/powerpc/platforms/85xx/bsc913x_qds.c > > index f0927e5..dcfafd6 100644 > > --- a/arch/powerpc/platforms/85xx/bsc913x_qds.c > > +++ b/arch/powerpc/platforms/85xx/bsc913x_qds.c > > @@ -17,6 +17,7 @@ > > #include <linux/pci.h> > > #include <asm/mpic.h> > > #include <sysdev/fsl_soc.h> > > +#include <sysdev/fsl_pci.h> > > #include <asm/udbg.h> > > > > #include "mpc85xx.h" > > @@ -46,10 +47,12 @@ static void __init bsc913x_qds_setup_arch(void) > > mpc85xx_smp_init(); > > #endif > > > > + fsl_pci_assign_primary(); > > + > > pr_info("bsc913x board from Freescale Semiconductor\n"); } > > > > -machine_device_initcall(bsc9132_qds, mpc85xx_common_publish_devices); > > +machine_arch_initcall(bsc9132_qds, mpc85xx_common_publish_devices); > > > > /* > > * Called very early, device-tree isn't unflattened @@ -67,6 +70,9 @@ > > define_machine(bsc9132_qds) { > > .probe = bsc9132_qds_probe, > > .setup_arch = bsc913x_qds_setup_arch, > > .init_IRQ = bsc913x_qds_pic_init, > > +#ifdef CONFIG_PCI > > + .pcibios_fixup_bus = fsl_pcibios_fixup_bus, > > +#endif > > .get_irq = mpic_get_irq, > > .restart = fsl_rstcr_restart, > > .calibrate_decr = generic_calibrate_decr, > > diff --git a/arch/powerpc/sysdev/fsl_pci.c > > b/arch/powerpc/sysdev/fsl_pci.c index ebc1f412..b8607f6 100644 > > --- a/arch/powerpc/sysdev/fsl_pci.c > > +++ b/arch/powerpc/sysdev/fsl_pci.c > > @@ -193,6 +193,19 @@ static void setup_pci_atmu(struct pci_controller > > *hose) > > const u64 *reg; > > int len; > > > > + if (of_device_is_compatible(hose->dn, "fsl,bsc9132-pcie")) { > > + /* > > + * BSC9132 Rev1.0 has an issue where all the PEX inbound > > + * windows have implemented the default target value as > > 0xf > > + * for CCSR space.In all Freescale legacy devices the > > target > > + * of 0xf is reserved for local memory space. 9132 Rev1.0 > > + * now has local mempry space mapped to target 0x0 > > instead of > > + * 0xf. Hence adding a workaround to remove the target > > 0xf > > + * defined for memory space from Inbound window > > attributes. > > + */ > > + piwar &= ~PIWAR_TGI_LOCAL; > > + } > > + > > if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) { > > if (in_be32(&pci->block_rev1) >= PCIE_IP_REV_2_2) { > > win_idx = 2; > > -- > > 2.1.0.27.g96db324 > > Thanks, > Zhiqiang ^ permalink raw reply [flat|nested] 18+ messages in thread
* RE: [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for bsc9132qds 2015-11-20 3:02 ` Scott Wood @ 2015-12-22 9:21 ` Zhiqiang Hou -1 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2015-12-22 9:21 UTC (permalink / raw) To: Scott Wood, Zhiqiang Hou, Zhiqiang Hou, linuxppc-dev, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, Harninder Rai Cc: Minghuan Lian, Mingkai Hu Hi Scott, Could you please help to apply this patch? Thanks, Zhiqiang > -----Original Message----- > From: Scott Wood > Sent: 2015年11月20日 11:02 > To: Zhiqiang Hou; Zhiqiang Hou; linuxppc-dev@lists.ozlabs.org; > galak@kernel.crashing.org; benh@kernel.crashing.org; paulus@samba.org; > mpe@ellerman.id.au; devicetree@vger.kernel.org; robh+dt@kernel.org; > pawel.moll@arm.com; mark.rutland@arm.com; ijc+devicetree@hellion.org.uk; > Harninder Rai > Cc: Minghuan Lian; Mingkai Hu > Subject: Re: [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for > bsc9132qds > > On Mon, 2015-11-16 at 20:31 -0600, Hou Zhiqiang-B48286 wrote: > > Hi, > > > > Any response, please comment. > > They look OK. > > -Scott > > > > > > -----Original Message----- > > > From: Zhiqiang Hou [mailto:Zhiqiang.Hou@freescale.com] > > > Sent: 2015年11月5日 11:16 > > > To: linuxppc-dev@lists.ozlabs.org; Wood Scott-B07421; > > > galak@kernel.crashing.org; benh@kernel.crashing.org; > > > paulus@samba.org; mpe@ellerman.id.au; devicetree@vger.kernel.org; > > > robh+dt@kernel.org; pawel.moll@arm.com; mark.rutland@arm.com; > > > ijc+devicetree@hellion.org.uk; Rai Harninder-B01044 > > > Cc: Lian Minghuan-B31939; Hu Mingkai-B21284; Hou Zhiqiang-B48286 > > > Subject: [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support > > > for bsc9132qds > > > > > > From: Harninder Rai <harninder.rai@freescale.com> > > > > > > 1. Use machine_arch_initcall to hook mpc85xx_common_publish_devices > > > This can ensure before pcibios_init() is called, pci controllers > > > have been probed and added to the hose_list. > > > 2. Add a workaround for errata A-005434 For the BSC9132, > > > PEX_PEXIWARn[TRGT] for all windows defaults to 0xF, which is mapped > > > to CCSRBAR. However, for other products, 0xF is mapped to the local > > > memory. Therefore, for the BSC9132, any default PCI Express access > > > to the local memory (DDR) will now access the CCSRBAR. This patch > > > changes the mapping of targets of inbound windows PEX_PEXIWARn[TRGT] > > > to the Local address space – 0x0 (from 0xF). > > > > > > Signed-off-by: Harninder Rai <harninder.rai@freescale.com> > > > Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com> > > > Signed-off-by: Hou Zhiqiang <B48286@freescale.com> > > > --- > > > V4: V3: > > > - Remove gerrit stuff. > > > > > > arch/powerpc/platforms/85xx/bsc913x_qds.c | 8 +++++++- > > > arch/powerpc/sysdev/fsl_pci.c | 13 +++++++++++++ > > > 2 files changed, 20 insertions(+), 1 deletion(-) > > > > > > diff --git a/arch/powerpc/platforms/85xx/bsc913x_qds.c > > > b/arch/powerpc/platforms/85xx/bsc913x_qds.c > > > index f0927e5..dcfafd6 100644 > > > --- a/arch/powerpc/platforms/85xx/bsc913x_qds.c > > > +++ b/arch/powerpc/platforms/85xx/bsc913x_qds.c > > > @@ -17,6 +17,7 @@ > > > #include <linux/pci.h> > > > #include <asm/mpic.h> > > > #include <sysdev/fsl_soc.h> > > > +#include <sysdev/fsl_pci.h> > > > #include <asm/udbg.h> > > > > > > #include "mpc85xx.h" > > > @@ -46,10 +47,12 @@ static void __init bsc913x_qds_setup_arch(void) > > > mpc85xx_smp_init(); > > > #endif > > > > > > + fsl_pci_assign_primary(); > > > + > > > pr_info("bsc913x board from Freescale Semiconductor\n"); } > > > > > > -machine_device_initcall(bsc9132_qds, > > > mpc85xx_common_publish_devices); > > > +machine_arch_initcall(bsc9132_qds, mpc85xx_common_publish_devices); > > > > > > /* > > > * Called very early, device-tree isn't unflattened @@ -67,6 +70,9 > > > @@ > > > define_machine(bsc9132_qds) { > > > .probe = bsc9132_qds_probe, > > > .setup_arch = bsc913x_qds_setup_arch, > > > .init_IRQ = bsc913x_qds_pic_init, > > > +#ifdef CONFIG_PCI > > > + .pcibios_fixup_bus = fsl_pcibios_fixup_bus, > > > +#endif > > > .get_irq = mpic_get_irq, > > > .restart = fsl_rstcr_restart, > > > .calibrate_decr = generic_calibrate_decr, > > > diff --git a/arch/powerpc/sysdev/fsl_pci.c > > > b/arch/powerpc/sysdev/fsl_pci.c index ebc1f412..b8607f6 100644 > > > --- a/arch/powerpc/sysdev/fsl_pci.c > > > +++ b/arch/powerpc/sysdev/fsl_pci.c > > > @@ -193,6 +193,19 @@ static void setup_pci_atmu(struct > > > pci_controller > > > *hose) > > > const u64 *reg; > > > int len; > > > > > > + if (of_device_is_compatible(hose->dn, "fsl,bsc9132-pcie")) { > > > + /* > > > + * BSC9132 Rev1.0 has an issue where all the PEX inbound > > > + * windows have implemented the default target value as > > > 0xf > > > + * for CCSR space.In all Freescale legacy devices the > > > target > > > + * of 0xf is reserved for local memory space. 9132 Rev1.0 > > > + * now has local mempry space mapped to target 0x0 > > > instead of > > > + * 0xf. Hence adding a workaround to remove the target > > > 0xf > > > + * defined for memory space from Inbound window > > > attributes. > > > + */ > > > + piwar &= ~PIWAR_TGI_LOCAL; > > > + } > > > + > > > if (early_find_capability(hose, 0, 0, PCI_CAP_ID_EXP)) { > > > if (in_be32(&pci->block_rev1) >= PCIE_IP_REV_2_2) { > > > win_idx = 2; > > > -- > > > 2.1.0.27.g96db324 > > > > Thanks, > > Zhiqiang _______________________________________________ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.ozlabs.org/listinfo/linuxppc-dev ^ permalink raw reply [flat|nested] 18+ messages in thread
* RE: [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for bsc9132qds @ 2015-12-22 9:21 ` Zhiqiang Hou 0 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2015-12-22 9:21 UTC (permalink / raw) To: Scott Wood, Zhiqiang Hou, Zhiqiang Hou, linuxppc-dev, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, Harninder Rai Cc: Minghuan Lian, Mingkai Hu SGkgU2NvdHQsDQoNCkNvdWxkIHlvdSBwbGVhc2UgaGVscCB0byBhcHBseSB0aGlzIHBhdGNoPw0K DQpUaGFua3MsDQpaaGlxaWFuZw0KDQo+IC0tLS0tT3JpZ2luYWwgTWVzc2FnZS0tLS0tDQo+IEZy b206IFNjb3R0IFdvb2QNCj4gU2VudDogMjAxNeW5tDEx5pyIMjDml6UgMTE6MDINCj4gVG86IFpo aXFpYW5nIEhvdTsgWmhpcWlhbmcgSG91OyBsaW51eHBwYy1kZXZAbGlzdHMub3psYWJzLm9yZzsN Cj4gZ2FsYWtAa2VybmVsLmNyYXNoaW5nLm9yZzsgYmVuaEBrZXJuZWwuY3Jhc2hpbmcub3JnOyBw YXVsdXNAc2FtYmEub3JnOw0KPiBtcGVAZWxsZXJtYW4uaWQuYXU7IGRldmljZXRyZWVAdmdlci5r ZXJuZWwub3JnOyByb2JoK2R0QGtlcm5lbC5vcmc7DQo+IHBhd2VsLm1vbGxAYXJtLmNvbTsgbWFy ay5ydXRsYW5kQGFybS5jb207IGlqYytkZXZpY2V0cmVlQGhlbGxpb24ub3JnLnVrOw0KPiBIYXJu aW5kZXIgUmFpDQo+IENjOiBNaW5naHVhbiBMaWFuOyBNaW5na2FpIEh1DQo+IFN1YmplY3Q6IFJl OiBbUEFUQ0ggVjQgMi8yXSBwb3dlcnBjLzg1eHg6IEFkZCBQQ0llIGNvbnRyb2xsZXIgc3VwcG9y dCBmb3INCj4gYnNjOTEzMnFkcw0KPiANCj4gT24gTW9uLCAyMDE1LTExLTE2IGF0IDIwOjMxIC0w NjAwLCBIb3UgWmhpcWlhbmctQjQ4Mjg2IHdyb3RlOg0KPiA+IEhpLA0KPiA+DQo+ID4gQW55IHJl c3BvbnNlLCBwbGVhc2UgY29tbWVudC4NCj4gDQo+IFRoZXkgbG9vayBPSy4NCj4gDQo+IC1TY290 dA0KPiANCj4gPg0KPiA+ID4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gPiA+IEZyb206 IFpoaXFpYW5nIEhvdSBbbWFpbHRvOlpoaXFpYW5nLkhvdUBmcmVlc2NhbGUuY29tXQ0KPiA+ID4g U2VudDogMjAxNeW5tDEx5pyINeaXpSAxMToxNg0KPiA+ID4gVG86IGxpbnV4cHBjLWRldkBsaXN0 cy5vemxhYnMub3JnOyBXb29kIFNjb3R0LUIwNzQyMTsNCj4gPiA+IGdhbGFrQGtlcm5lbC5jcmFz aGluZy5vcmc7IGJlbmhAa2VybmVsLmNyYXNoaW5nLm9yZzsNCj4gPiA+IHBhdWx1c0BzYW1iYS5v cmc7IG1wZUBlbGxlcm1hbi5pZC5hdTsgZGV2aWNldHJlZUB2Z2VyLmtlcm5lbC5vcmc7DQo+ID4g PiByb2JoK2R0QGtlcm5lbC5vcmc7IHBhd2VsLm1vbGxAYXJtLmNvbTsgbWFyay5ydXRsYW5kQGFy bS5jb207DQo+ID4gPiBpamMrZGV2aWNldHJlZUBoZWxsaW9uLm9yZy51azsgUmFpIEhhcm5pbmRl ci1CMDEwNDQNCj4gPiA+IENjOiBMaWFuIE1pbmdodWFuLUIzMTkzOTsgSHUgTWluZ2thaS1CMjEy ODQ7IEhvdSBaaGlxaWFuZy1CNDgyODYNCj4gPiA+IFN1YmplY3Q6IFtQQVRDSCBWNCAyLzJdIHBv d2VycGMvODV4eDogQWRkIFBDSWUgY29udHJvbGxlciBzdXBwb3J0DQo+ID4gPiBmb3IgYnNjOTEz MnFkcw0KPiA+ID4NCj4gPiA+IEZyb206IEhhcm5pbmRlciBSYWkgPGhhcm5pbmRlci5yYWlAZnJl ZXNjYWxlLmNvbT4NCj4gPiA+DQo+ID4gPiAxLiBVc2UgbWFjaGluZV9hcmNoX2luaXRjYWxsIHRv IGhvb2sgbXBjODV4eF9jb21tb25fcHVibGlzaF9kZXZpY2VzDQo+ID4gPiBUaGlzIGNhbiBlbnN1 cmUgYmVmb3JlIHBjaWJpb3NfaW5pdCgpIGlzIGNhbGxlZCwgcGNpIGNvbnRyb2xsZXJzDQo+ID4g PiBoYXZlIGJlZW4gcHJvYmVkIGFuZCBhZGRlZCB0byB0aGUgaG9zZV9saXN0Lg0KPiA+ID4gMi4g QWRkIGEgd29ya2Fyb3VuZCBmb3IgZXJyYXRhIEEtMDA1NDM0IEZvciB0aGUgQlNDOTEzMiwNCj4g PiA+IFBFWF9QRVhJV0FSbltUUkdUXSBmb3IgYWxsIHdpbmRvd3MgZGVmYXVsdHMgdG8gMHhGLCB3 aGljaCBpcyBtYXBwZWQNCj4gPiA+IHRvIENDU1JCQVIuIEhvd2V2ZXIsIGZvciBvdGhlciBwcm9k dWN0cywgMHhGIGlzIG1hcHBlZCB0byB0aGUgbG9jYWwNCj4gPiA+IG1lbW9yeS4gVGhlcmVmb3Jl LCBmb3IgdGhlIEJTQzkxMzIsIGFueSBkZWZhdWx0IFBDSSBFeHByZXNzIGFjY2Vzcw0KPiA+ID4g dG8gdGhlIGxvY2FsIG1lbW9yeSAoRERSKSB3aWxsIG5vdyBhY2Nlc3MgdGhlIENDU1JCQVIuIFRo aXMgcGF0Y2gNCj4gPiA+IGNoYW5nZXMgdGhlIG1hcHBpbmcgb2YgdGFyZ2V0cyBvZiBpbmJvdW5k IHdpbmRvd3MgUEVYX1BFWElXQVJuW1RSR1RdDQo+ID4gPiB0byB0aGUgTG9jYWwgYWRkcmVzcyBz cGFjZSDigJMgMHgwIChmcm9tIDB4RikuDQo+ID4gPg0KPiA+ID4gU2lnbmVkLW9mZi1ieTogSGFy bmluZGVyIFJhaSA8aGFybmluZGVyLnJhaUBmcmVlc2NhbGUuY29tPg0KPiA+ID4gU2lnbmVkLW9m Zi1ieTogTWluZ2h1YW4gTGlhbiA8TWluZ2h1YW4uTGlhbkBmcmVlc2NhbGUuY29tPg0KPiA+ID4g U2lnbmVkLW9mZi1ieTogSG91IFpoaXFpYW5nIDxCNDgyODZAZnJlZXNjYWxlLmNvbT4NCj4gPiA+ IC0tLQ0KPiA+ID4gVjQ6IFYzOg0KPiA+ID4gIC0gUmVtb3ZlIGdlcnJpdCBzdHVmZi4NCj4gPiA+ DQo+ID4gPiAgYXJjaC9wb3dlcnBjL3BsYXRmb3Jtcy84NXh4L2JzYzkxM3hfcWRzLmMgfCAgOCAr KysrKysrLQ0KPiA+ID4gIGFyY2gvcG93ZXJwYy9zeXNkZXYvZnNsX3BjaS5jICAgICAgICAgICAg IHwgMTMgKysrKysrKysrKysrKw0KPiA+ID4gIDIgZmlsZXMgY2hhbmdlZCwgMjAgaW5zZXJ0aW9u cygrKSwgMSBkZWxldGlvbigtKQ0KPiA+ID4NCj4gPiA+IGRpZmYgLS1naXQgYS9hcmNoL3Bvd2Vy cGMvcGxhdGZvcm1zLzg1eHgvYnNjOTEzeF9xZHMuYw0KPiA+ID4gYi9hcmNoL3Bvd2VycGMvcGxh dGZvcm1zLzg1eHgvYnNjOTEzeF9xZHMuYw0KPiA+ID4gaW5kZXggZjA5MjdlNS4uZGNmYWZkNiAx MDA2NDQNCj4gPiA+IC0tLSBhL2FyY2gvcG93ZXJwYy9wbGF0Zm9ybXMvODV4eC9ic2M5MTN4X3Fk cy5jDQo+ID4gPiArKysgYi9hcmNoL3Bvd2VycGMvcGxhdGZvcm1zLzg1eHgvYnNjOTEzeF9xZHMu Yw0KPiA+ID4gQEAgLTE3LDYgKzE3LDcgQEANCj4gPiA+ICAjaW5jbHVkZSA8bGludXgvcGNpLmg+ DQo+ID4gPiAgI2luY2x1ZGUgPGFzbS9tcGljLmg+DQo+ID4gPiAgI2luY2x1ZGUgPHN5c2Rldi9m c2xfc29jLmg+DQo+ID4gPiArI2luY2x1ZGUgPHN5c2Rldi9mc2xfcGNpLmg+DQo+ID4gPiAgI2lu Y2x1ZGUgPGFzbS91ZGJnLmg+DQo+ID4gPg0KPiA+ID4gICNpbmNsdWRlICJtcGM4NXh4LmgiDQo+ ID4gPiBAQCAtNDYsMTAgKzQ3LDEyIEBAIHN0YXRpYyB2b2lkIF9faW5pdCBic2M5MTN4X3Fkc19z ZXR1cF9hcmNoKHZvaWQpDQo+ID4gPiAgCW1wYzg1eHhfc21wX2luaXQoKTsNCj4gPiA+ICAjZW5k aWYNCj4gPiA+DQo+ID4gPiArCWZzbF9wY2lfYXNzaWduX3ByaW1hcnkoKTsNCj4gPiA+ICsNCj4g PiA+ICAJcHJfaW5mbygiYnNjOTEzeCBib2FyZCBmcm9tIEZyZWVzY2FsZSBTZW1pY29uZHVjdG9y XG4iKTsgIH0NCj4gPiA+DQo+ID4gPiAtbWFjaGluZV9kZXZpY2VfaW5pdGNhbGwoYnNjOTEzMl9x ZHMsDQo+ID4gPiBtcGM4NXh4X2NvbW1vbl9wdWJsaXNoX2RldmljZXMpOw0KPiA+ID4gK21hY2hp bmVfYXJjaF9pbml0Y2FsbChic2M5MTMyX3FkcywgbXBjODV4eF9jb21tb25fcHVibGlzaF9kZXZp Y2VzKTsNCj4gPiA+DQo+ID4gPiAgLyoNCj4gPiA+ICAgKiBDYWxsZWQgdmVyeSBlYXJseSwgZGV2 aWNlLXRyZWUgaXNuJ3QgdW5mbGF0dGVuZWQgQEAgLTY3LDYgKzcwLDkNCj4gPiA+IEBADQo+ID4g PiBkZWZpbmVfbWFjaGluZShic2M5MTMyX3Fkcykgew0KPiA+ID4gIAkucHJvYmUJCQk9IGJzYzkx MzJfcWRzX3Byb2JlLA0KPiA+ID4gIAkuc2V0dXBfYXJjaAkJPSBic2M5MTN4X3Fkc19zZXR1cF9h cmNoLA0KPiA+ID4gIAkuaW5pdF9JUlEJCT0gYnNjOTEzeF9xZHNfcGljX2luaXQsDQo+ID4gPiAr I2lmZGVmIENPTkZJR19QQ0kNCj4gPiA+ICsJLnBjaWJpb3NfZml4dXBfYnVzCT0gZnNsX3BjaWJp b3NfZml4dXBfYnVzLA0KPiA+ID4gKyNlbmRpZg0KPiA+ID4gIAkuZ2V0X2lycQkJPSBtcGljX2dl dF9pcnEsDQo+ID4gPiAgCS5yZXN0YXJ0CQk9IGZzbF9yc3Rjcl9yZXN0YXJ0LA0KPiA+ID4gIAku Y2FsaWJyYXRlX2RlY3IJCT0gZ2VuZXJpY19jYWxpYnJhdGVfZGVjciwNCj4gPiA+IGRpZmYgLS1n aXQgYS9hcmNoL3Bvd2VycGMvc3lzZGV2L2ZzbF9wY2kuYw0KPiA+ID4gYi9hcmNoL3Bvd2VycGMv c3lzZGV2L2ZzbF9wY2kuYyBpbmRleCBlYmMxZjQxMi4uYjg2MDdmNiAxMDA2NDQNCj4gPiA+IC0t LSBhL2FyY2gvcG93ZXJwYy9zeXNkZXYvZnNsX3BjaS5jDQo+ID4gPiArKysgYi9hcmNoL3Bvd2Vy cGMvc3lzZGV2L2ZzbF9wY2kuYw0KPiA+ID4gQEAgLTE5Myw2ICsxOTMsMTkgQEAgc3RhdGljIHZv aWQgc2V0dXBfcGNpX2F0bXUoc3RydWN0DQo+ID4gPiBwY2lfY29udHJvbGxlcg0KPiA+ID4gKmhv c2UpDQo+ID4gPiAgCWNvbnN0IHU2NCAqcmVnOw0KPiA+ID4gIAlpbnQgbGVuOw0KPiA+ID4NCj4g PiA+ICsJaWYgKG9mX2RldmljZV9pc19jb21wYXRpYmxlKGhvc2UtPmRuLCAiZnNsLGJzYzkxMzIt cGNpZSIpKSB7DQo+ID4gPiArCQkvKg0KPiA+ID4gKwkJICogQlNDOTEzMiBSZXYxLjAgaGFzIGFu IGlzc3VlIHdoZXJlIGFsbCB0aGUgUEVYIGluYm91bmQNCj4gPiA+ICsJCSAqIHdpbmRvd3MgaGF2 ZSBpbXBsZW1lbnRlZCB0aGUgZGVmYXVsdCB0YXJnZXQgdmFsdWUgYXMNCj4gPiA+IDB4Zg0KPiA+ ID4gKwkJICogZm9yIENDU1Igc3BhY2UuSW4gYWxsIEZyZWVzY2FsZSBsZWdhY3kgZGV2aWNlcyB0 aGUNCj4gPiA+IHRhcmdldA0KPiA+ID4gKwkJICogb2YgMHhmIGlzIHJlc2VydmVkIGZvciBsb2Nh bCBtZW1vcnkgc3BhY2UuIDkxMzIgUmV2MS4wDQo+ID4gPiArCQkgKiBub3cgaGFzIGxvY2FsIG1l bXByeSBzcGFjZSBtYXBwZWQgdG8gdGFyZ2V0IDB4MA0KPiA+ID4gaW5zdGVhZCBvZg0KPiA+ID4g KwkJICogMHhmLiBIZW5jZSBhZGRpbmcgYSB3b3JrYXJvdW5kIHRvIHJlbW92ZSB0aGUgdGFyZ2V0 DQo+ID4gPiAweGYNCj4gPiA+ICsJCSAqIGRlZmluZWQgZm9yIG1lbW9yeSBzcGFjZSBmcm9tIElu Ym91bmQgd2luZG93DQo+ID4gPiBhdHRyaWJ1dGVzLg0KPiA+ID4gKwkJICovDQo+ID4gPiArCQlw aXdhciAmPSB+UElXQVJfVEdJX0xPQ0FMOw0KPiA+ID4gKwl9DQo+ID4gPiArDQo+ID4gPiAgCWlm IChlYXJseV9maW5kX2NhcGFiaWxpdHkoaG9zZSwgMCwgMCwgUENJX0NBUF9JRF9FWFApKSB7DQo+ ID4gPiAgCQlpZiAoaW5fYmUzMigmcGNpLT5ibG9ja19yZXYxKSA+PSBQQ0lFX0lQX1JFVl8yXzIp IHsNCj4gPiA+ICAJCQl3aW5faWR4ID0gMjsNCj4gPiA+IC0tDQo+ID4gPiAyLjEuMC4yNy5nOTZk YjMyNA0KPiA+DQo+ID4gVGhhbmtzLA0KPiA+IFpoaXFpYW5nDQo= ^ permalink raw reply [flat|nested] 18+ messages in thread
* RE: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds 2015-11-05 3:15 ` Zhiqiang Hou @ 2015-12-22 9:28 ` Zhiqiang Hou -1 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2015-12-22 9:28 UTC (permalink / raw) To: Zhiqiang Hou, linuxppc-dev-uLR06cmDAlY/bJ5BZ2RsiQ, Scott Wood, galak-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r, benh-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r, paulus-eUNUBHrolfbYtjvyW6yDsg, mpe-Gsx/Oe8HsFggBc27wqDAHg, devicetree-u79uwXL29TY76Z2rM5mHXA, robh+dt-DgEjT+Ai2ygdnm+yROfE0A, pawel.moll-5wv7dgnIgG8, mark.rutland-5wv7dgnIgG8, ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg, Harninder Rai Cc: Minghuan Lian, Mingkai Hu, Zhiqiang Hou Hi Rob, Could you please take this patch into account? Thanks, Zhiqiang > -----Original Message----- > From: Zhiqiang Hou [mailto:Zhiqiang.Hou@freescale.com] > Sent: 2015年11月5日 11:16 > To: linuxppc-dev@lists.ozlabs.org; Scott Wood; galak@kernel.crashing.org; > benh@kernel.crashing.org; paulus@samba.org; mpe@ellerman.id.au; > devicetree@vger.kernel.org; robh+dt@kernel.org; pawel.moll@arm.com; > mark.rutland@arm.com; ijc+devicetree@hellion.org.uk; Harninder Rai > Cc: Minghuan Lian; Mingkai Hu; Zhiqiang Hou > Subject: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of > bsc9132qds > > From: Harninder Rai <harninder.rai@freescale.com> > > Signed-off-by: Harninder Rai <harninder.rai@freescale.com> > Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com> > --- > V4: V3: > - Remove gerrit stuff. > V2: > - Remove property clock-frequency. > > arch/powerpc/boot/dts/bsc9132qds.dts | 15 ++++++++++++++ > arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi | 28 > +++++++++++++++++++++++++++ arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > | 1 + > 3 files changed, 44 insertions(+) > > diff --git a/arch/powerpc/boot/dts/bsc9132qds.dts > b/arch/powerpc/boot/dts/bsc9132qds.dts > index 6cab106..940d719 100644 > --- a/arch/powerpc/boot/dts/bsc9132qds.dts > +++ b/arch/powerpc/boot/dts/bsc9132qds.dts > @@ -29,6 +29,21 @@ > soc: soc@ff700000 { > ranges = <0x0 0x0 0xff700000 0x100000>; > }; > + > + pci0: pcie@ff70a000 { > + reg = <0 0xff70a000 0 0x1000>; > + ranges = <0x2000000 0x0 0x90000000 0 0x90000000 0x0 > 0x20000000 > + 0x1000000 0x0 0x00000000 0 0xc0010000 0x0 0x10000>; > + pcie@0 { > + ranges = <0x2000000 0x0 0x90000000 > + 0x2000000 0x0 0x90000000 > + 0x0 0x20000000 > + > + 0x1000000 0x0 0x0 > + 0x1000000 0x0 0x0 > + 0x0 0x100000>; > + }; > + }; > }; > > /include/ "bsc9132qds.dtsi" > diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > index c723071..b5f0715 100644 > --- a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > @@ -40,6 +40,34 @@ > interrupts = <16 2 0 0 20 2 0 0>; > }; > > +/* controller at 0xa000 */ > +&pci0 { > + compatible = "fsl,bsc9132-pcie", "fsl,qoriq-pcie-v2.2"; > + device_type = "pci"; > + #size-cells = <2>; > + #address-cells = <3>; > + bus-range = <0 255>; > + interrupts = <16 2 0 0>; > + > + pcie@0 { > + reg = <0 0 0 0 0>; > + #interrupt-cells = <1>; > + #size-cells = <2>; > + #address-cells = <3>; > + device_type = "pci"; > + interrupts = <16 2 0 0>; > + interrupt-map-mask = <0xf800 0 0 7>; > + > + interrupt-map = < > + /* IDSEL 0x0 */ > + 0000 0x0 0x0 0x1 &mpic 0x0 0x2 0x0 0x0 > + 0000 0x0 0x0 0x2 &mpic 0x1 0x2 0x0 0x0 > + 0000 0x0 0x0 0x3 &mpic 0x2 0x2 0x0 0x0 > + 0000 0x0 0x0 0x4 &mpic 0x3 0x2 0x0 0x0 > + >; > + }; > +}; > + > &soc { > #address-cells = <1>; > #size-cells = <1>; > diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > index 301a9db..90f7949 100644 > --- a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > @@ -45,6 +45,7 @@ > serial0 = &serial0; > ethernet0 = &enet0; > ethernet1 = &enet1; > + pci0 = &pci0; > }; > > cpus { > -- > 2.1.0.27.g96db324 ^ permalink raw reply [flat|nested] 18+ messages in thread
* RE: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds @ 2015-12-22 9:28 ` Zhiqiang Hou 0 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2015-12-22 9:28 UTC (permalink / raw) To: Zhiqiang Hou, linuxppc-dev, Scott Wood, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, Harninder Rai Cc: Minghuan Lian, Mingkai Hu, Zhiqiang Hou SGkgUm9iLA0KDQpDb3VsZCB5b3UgcGxlYXNlIHRha2UgdGhpcyBwYXRjaCBpbnRvIGFjY291bnQ/ DQoNClRoYW5rcywNClpoaXFpYW5nDQoNCj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4g RnJvbTogWmhpcWlhbmcgSG91IFttYWlsdG86WmhpcWlhbmcuSG91QGZyZWVzY2FsZS5jb21dDQo+ IFNlbnQ6IDIwMTXE6jEx1MI1yNUgMTE6MTYNCj4gVG86IGxpbnV4cHBjLWRldkBsaXN0cy5vemxh YnMub3JnOyBTY290dCBXb29kOyBnYWxha0BrZXJuZWwuY3Jhc2hpbmcub3JnOw0KPiBiZW5oQGtl cm5lbC5jcmFzaGluZy5vcmc7IHBhdWx1c0BzYW1iYS5vcmc7IG1wZUBlbGxlcm1hbi5pZC5hdTsN Cj4gZGV2aWNldHJlZUB2Z2VyLmtlcm5lbC5vcmc7IHJvYmgrZHRAa2VybmVsLm9yZzsgcGF3ZWwu bW9sbEBhcm0uY29tOw0KPiBtYXJrLnJ1dGxhbmRAYXJtLmNvbTsgaWpjK2RldmljZXRyZWVAaGVs bGlvbi5vcmcudWs7IEhhcm5pbmRlciBSYWkNCj4gQ2M6IE1pbmdodWFuIExpYW47IE1pbmdrYWkg SHU7IFpoaXFpYW5nIEhvdQ0KPiBTdWJqZWN0OiBbUEFUQ0ggVjQgMS8yXSBwb3dlcnBjL2ZzbDog QWRkIFBDSSBub2RlIGluIGRldmljZSB0cmVlIG9mDQo+IGJzYzkxMzJxZHMNCj4gDQo+IEZyb206 IEhhcm5pbmRlciBSYWkgPGhhcm5pbmRlci5yYWlAZnJlZXNjYWxlLmNvbT4NCj4gDQo+IFNpZ25l ZC1vZmYtYnk6IEhhcm5pbmRlciBSYWkgPGhhcm5pbmRlci5yYWlAZnJlZXNjYWxlLmNvbT4NCj4g U2lnbmVkLW9mZi1ieTogTWluZ2h1YW4gTGlhbiA8TWluZ2h1YW4uTGlhbkBmcmVlc2NhbGUuY29t Pg0KPiBTaWduZWQtb2ZmLWJ5OiBIb3UgWmhpcWlhbmcgPEI0ODI4NkBmcmVlc2NhbGUuY29tPg0K PiAtLS0NCj4gVjQ6IFYzOg0KPiAgLSBSZW1vdmUgZ2Vycml0IHN0dWZmLg0KPiBWMjoNCj4gIC0g UmVtb3ZlIHByb3BlcnR5IGNsb2NrLWZyZXF1ZW5jeS4NCj4gDQo+ICBhcmNoL3Bvd2VycGMvYm9v dC9kdHMvYnNjOTEzMnFkcy5kdHMgICAgICAgICAgfCAxNSArKysrKysrKysrKysrKw0KPiAgYXJj aC9wb3dlcnBjL2Jvb3QvZHRzL2ZzbC9ic2M5MTMyc2ktcG9zdC5kdHNpIHwgMjgNCj4gKysrKysr KysrKysrKysrKysrKysrKysrKysrICBhcmNoL3Bvd2VycGMvYm9vdC9kdHMvZnNsL2JzYzkxMzJz aS1wcmUuZHRzaQ0KPiB8ICAxICsNCj4gIDMgZmlsZXMgY2hhbmdlZCwgNDQgaW5zZXJ0aW9ucygr KQ0KPiANCj4gZGlmZiAtLWdpdCBhL2FyY2gvcG93ZXJwYy9ib290L2R0cy9ic2M5MTMycWRzLmR0 cw0KPiBiL2FyY2gvcG93ZXJwYy9ib290L2R0cy9ic2M5MTMycWRzLmR0cw0KPiBpbmRleCA2Y2Fi MTA2Li45NDBkNzE5IDEwMDY0NA0KPiAtLS0gYS9hcmNoL3Bvd2VycGMvYm9vdC9kdHMvYnNjOTEz MnFkcy5kdHMNCj4gKysrIGIvYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2JzYzkxMzJxZHMuZHRzDQo+ IEBAIC0yOSw2ICsyOSwyMSBAQA0KPiAgCXNvYzogc29jQGZmNzAwMDAwIHsNCj4gIAkJcmFuZ2Vz ID0gPDB4MCAweDAgMHhmZjcwMDAwMCAweDEwMDAwMD47DQo+ICAJfTsNCj4gKw0KPiArCXBjaTA6 IHBjaWVAZmY3MGEwMDAgew0KPiArCQlyZWcgPSA8MCAweGZmNzBhMDAwIDAgMHgxMDAwPjsNCj4g KwkJcmFuZ2VzID0gPDB4MjAwMDAwMCAweDAgMHg5MDAwMDAwMCAwIDB4OTAwMDAwMDAgMHgwDQo+ IDB4MjAwMDAwMDANCj4gKwkJCSAgMHgxMDAwMDAwIDB4MCAweDAwMDAwMDAwIDAgMHhjMDAxMDAw MCAweDAgMHgxMDAwMD47DQo+ICsJCXBjaWVAMCB7DQo+ICsJCQlyYW5nZXMgPSA8MHgyMDAwMDAw IDB4MCAweDkwMDAwMDAwDQo+ICsJCQkJICAweDIwMDAwMDAgMHgwIDB4OTAwMDAwMDANCj4gKwkJ CQkgIDB4MCAweDIwMDAwMDAwDQo+ICsNCj4gKwkJCQkgIDB4MTAwMDAwMCAweDAgMHgwDQo+ICsJ CQkJICAweDEwMDAwMDAgMHgwIDB4MA0KPiArCQkJCSAgMHgwIDB4MTAwMDAwPjsNCj4gKwkJfTsN Cj4gKwl9Ow0KPiAgfTsNCj4gDQo+ICAvaW5jbHVkZS8gImJzYzkxMzJxZHMuZHRzaSINCj4gZGlm ZiAtLWdpdCBhL2FyY2gvcG93ZXJwYy9ib290L2R0cy9mc2wvYnNjOTEzMnNpLXBvc3QuZHRzaQ0K PiBiL2FyY2gvcG93ZXJwYy9ib290L2R0cy9mc2wvYnNjOTEzMnNpLXBvc3QuZHRzaQ0KPiBpbmRl eCBjNzIzMDcxLi5iNWYwNzE1IDEwMDY0NA0KPiAtLS0gYS9hcmNoL3Bvd2VycGMvYm9vdC9kdHMv ZnNsL2JzYzkxMzJzaS1wb3N0LmR0c2kNCj4gKysrIGIvYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2Zz bC9ic2M5MTMyc2ktcG9zdC5kdHNpDQo+IEBAIC00MCw2ICs0MCwzNCBAQA0KPiAgCWludGVycnVw dHMgPSA8MTYgMiAwIDAgMjAgMiAwIDA+Ow0KPiAgfTsNCj4gDQo+ICsvKiBjb250cm9sbGVyIGF0 IDB4YTAwMCAqLw0KPiArJnBjaTAgew0KPiArCWNvbXBhdGlibGUgPSAiZnNsLGJzYzkxMzItcGNp ZSIsICJmc2wscW9yaXEtcGNpZS12Mi4yIjsNCj4gKwlkZXZpY2VfdHlwZSA9ICJwY2kiOw0KPiAr CSNzaXplLWNlbGxzID0gPDI+Ow0KPiArCSNhZGRyZXNzLWNlbGxzID0gPDM+Ow0KPiArCWJ1cy1y YW5nZSA9IDwwIDI1NT47DQo+ICsJaW50ZXJydXB0cyA9IDwxNiAyIDAgMD47DQo+ICsNCj4gKwlw Y2llQDAgew0KPiArCQlyZWcgPSA8MCAwIDAgMCAwPjsNCj4gKwkJI2ludGVycnVwdC1jZWxscyA9 IDwxPjsNCj4gKwkJI3NpemUtY2VsbHMgPSA8Mj47DQo+ICsJCSNhZGRyZXNzLWNlbGxzID0gPDM+ Ow0KPiArCQlkZXZpY2VfdHlwZSA9ICJwY2kiOw0KPiArCQlpbnRlcnJ1cHRzID0gPDE2IDIgMCAw PjsNCj4gKwkJaW50ZXJydXB0LW1hcC1tYXNrID0gPDB4ZjgwMCAwIDAgNz47DQo+ICsNCj4gKwkJ aW50ZXJydXB0LW1hcCA9IDwNCj4gKwkJCS8qIElEU0VMIDB4MCAqLw0KPiArCQkJMDAwMCAweDAg MHgwIDB4MSAmbXBpYyAweDAgMHgyIDB4MCAweDANCj4gKwkJCTAwMDAgMHgwIDB4MCAweDIgJm1w aWMgMHgxIDB4MiAweDAgMHgwDQo+ICsJCQkwMDAwIDB4MCAweDAgMHgzICZtcGljIDB4MiAweDIg MHgwIDB4MA0KPiArCQkJMDAwMCAweDAgMHgwIDB4NCAmbXBpYyAweDMgMHgyIDB4MCAweDANCj4g KwkJCT47DQo+ICsJfTsNCj4gK307DQo+ICsNCj4gICZzb2Mgew0KPiAgCSNhZGRyZXNzLWNlbGxz ID0gPDE+Ow0KPiAgCSNzaXplLWNlbGxzID0gPDE+Ow0KPiBkaWZmIC0tZ2l0IGEvYXJjaC9wb3dl cnBjL2Jvb3QvZHRzL2ZzbC9ic2M5MTMyc2ktcHJlLmR0c2kNCj4gYi9hcmNoL3Bvd2VycGMvYm9v dC9kdHMvZnNsL2JzYzkxMzJzaS1wcmUuZHRzaQ0KPiBpbmRleCAzMDFhOWRiLi45MGY3OTQ5IDEw MDY0NA0KPiAtLS0gYS9hcmNoL3Bvd2VycGMvYm9vdC9kdHMvZnNsL2JzYzkxMzJzaS1wcmUuZHRz aQ0KPiArKysgYi9hcmNoL3Bvd2VycGMvYm9vdC9kdHMvZnNsL2JzYzkxMzJzaS1wcmUuZHRzaQ0K PiBAQCAtNDUsNiArNDUsNyBAQA0KPiAgCQlzZXJpYWwwID0gJnNlcmlhbDA7DQo+ICAJCWV0aGVy bmV0MCA9ICZlbmV0MDsNCj4gIAkJZXRoZXJuZXQxID0gJmVuZXQxOw0KPiArCQlwY2kwID0gJnBj aTA7DQo+ICAJfTsNCj4gDQo+ICAJY3B1cyB7DQo+IC0tDQo+IDIuMS4wLjI3Lmc5NmRiMzI0DQoN Cg== ^ permalink raw reply [flat|nested] 18+ messages in thread
* RE: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds 2015-12-22 9:28 ` Zhiqiang Hou @ 2016-01-27 6:47 ` Zhiqiang Hou -1 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2016-01-27 6:47 UTC (permalink / raw) To: Zhiqiang Hou, Zhiqiang Hou, linuxppc-dev, Scott Wood, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, Harninder Rai, robh Cc: Lian M.H., Hu Vincent, Hou Zhiqiang Hi Herring and Kumar and Ian, Can you help to apply this patch? Thanks, Zhiqiang > -----Original Message----- > From: Zhiqiang Hou [mailto:zhiqiang.hou@nxp.com] > Sent: 2015年12月22日 17:28 > To: Zhiqiang Hou <Zhiqiang.Hou@freescale.com>; linuxppc-dev@lists.ozlabs.org; > Scott Wood <scottwood@freescale.com>; galak@kernel.crashing.org; > benh@kernel.crashing.org; paulus@samba.org; mpe@ellerman.id.au; > devicetree@vger.kernel.org; robh+dt@kernel.org; pawel.moll@arm.com; > mark.rutland@arm.com; ijc+devicetree@hellion.org.uk; Harninder Rai > <harninder.rai@freescale.com> > Cc: Lian M.H. <Minghuan.Lian@freescale.com>; Hu Vincent > <Mingkai.Hu@freescale.com>; Hou Zhiqiang <B48286@freescale.com> > Subject: RE: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of > bsc9132qds > > Hi Rob, > > Could you please take this patch into account? > > Thanks, > Zhiqiang > > > -----Original Message----- > > From: Zhiqiang Hou [mailto:Zhiqiang.Hou@freescale.com] > > Sent: 2015年11月5日 11:16 > > To: linuxppc-dev@lists.ozlabs.org; Scott Wood; > > galak@kernel.crashing.org; benh@kernel.crashing.org; paulus@samba.org; > > mpe@ellerman.id.au; devicetree@vger.kernel.org; robh+dt@kernel.org; > > pawel.moll@arm.com; mark.rutland@arm.com; > > ijc+devicetree@hellion.org.uk; Harninder Rai > > Cc: Minghuan Lian; Mingkai Hu; Zhiqiang Hou > > Subject: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of > > bsc9132qds > > > > From: Harninder Rai <harninder.rai@freescale.com> > > > > Signed-off-by: Harninder Rai <harninder.rai@freescale.com> > > Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com> > > Signed-off-by: Hou Zhiqiang <B48286@freescale.com> > > --- > > V4: V3: > > - Remove gerrit stuff. > > V2: > > - Remove property clock-frequency. > > > > arch/powerpc/boot/dts/bsc9132qds.dts | 15 ++++++++++++++ > > arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi | 28 > > +++++++++++++++++++++++++++ > > +++++++++++++++++++++++++++ arch/powerpc/boot/dts/fsl/bsc9132si-pre.dt > > +++++++++++++++++++++++++++ si > > | 1 + > > 3 files changed, 44 insertions(+) > > > > diff --git a/arch/powerpc/boot/dts/bsc9132qds.dts > > b/arch/powerpc/boot/dts/bsc9132qds.dts > > index 6cab106..940d719 100644 > > --- a/arch/powerpc/boot/dts/bsc9132qds.dts > > +++ b/arch/powerpc/boot/dts/bsc9132qds.dts > > @@ -29,6 +29,21 @@ > > soc: soc@ff700000 { > > ranges = <0x0 0x0 0xff700000 0x100000>; }; > > + > > +pci0: pcie@ff70a000 { > > +reg = <0 0xff70a000 0 0x1000>; > > +ranges = <0x2000000 0x0 0x90000000 0 0x90000000 0x0 > > 0x20000000 > > + 0x1000000 0x0 0x00000000 0 0xc0010000 0x0 0x10000>; > > +pcie@0 { > > +ranges = <0x2000000 0x0 0x90000000 > > + 0x2000000 0x0 0x90000000 > > + 0x0 0x20000000 > > + > > + 0x1000000 0x0 0x0 > > + 0x1000000 0x0 0x0 > > + 0x0 0x100000>; > > +}; > > +}; > > }; > > > > /include/ "bsc9132qds.dtsi" > > diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > index c723071..b5f0715 100644 > > --- a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > @@ -40,6 +40,34 @@ > > interrupts = <16 2 0 0 20 2 0 0>; > > }; > > > > +/* controller at 0xa000 */ > > +&pci0 { > > +compatible = "fsl,bsc9132-pcie", "fsl,qoriq-pcie-v2.2"; device_type = > > +"pci"; #size-cells = <2>; #address-cells = <3>; bus-range = <0 255>; > > +interrupts = <16 2 0 0>; > > + > > +pcie@0 { > > +reg = <0 0 0 0 0>; > > +#interrupt-cells = <1>; > > +#size-cells = <2>; > > +#address-cells = <3>; > > +device_type = "pci"; > > +interrupts = <16 2 0 0>; > > +interrupt-map-mask = <0xf800 0 0 7>; > > + > > +interrupt-map = < > > +/* IDSEL 0x0 */ > > +0000 0x0 0x0 0x1 &mpic 0x0 0x2 0x0 0x0 > > +0000 0x0 0x0 0x2 &mpic 0x1 0x2 0x0 0x0 > > +0000 0x0 0x0 0x3 &mpic 0x2 0x2 0x0 0x0 > > +0000 0x0 0x0 0x4 &mpic 0x3 0x2 0x0 0x0 > > +>; > > +}; > > +}; > > + > > &soc { > > #address-cells = <1>; > > #size-cells = <1>; > > diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > index 301a9db..90f7949 100644 > > --- a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > @@ -45,6 +45,7 @@ > > serial0 = &serial0; > > ethernet0 = &enet0; > > ethernet1 = &enet1; > > +pci0 = &pci0; > > }; > > > > cpus { > > -- > > 2.1.0.27.g96db324 _______________________________________________ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.ozlabs.org/listinfo/linuxppc-dev ^ permalink raw reply [flat|nested] 18+ messages in thread
* RE: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds @ 2016-01-27 6:47 ` Zhiqiang Hou 0 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2016-01-27 6:47 UTC (permalink / raw) To: Zhiqiang Hou, Zhiqiang Hou, linuxppc-dev, Scott Wood, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, Harninder Rai, robh Cc: Lian M.H., Hu Vincent, Hou Zhiqiang SGkgSGVycmluZyBhbmQgS3VtYXIgYW5kIElhbiwNCg0KQ2FuIHlvdSBoZWxwIHRvIGFwcGx5IHRo aXMgcGF0Y2g/DQoNClRoYW5rcywNClpoaXFpYW5nIA0KDQo+IC0tLS0tT3JpZ2luYWwgTWVzc2Fn ZS0tLS0tDQo+IEZyb206IFpoaXFpYW5nIEhvdSBbbWFpbHRvOnpoaXFpYW5nLmhvdUBueHAuY29t XQ0KPiBTZW50OiAyMDE1xOoxMtTCMjLI1SAxNzoyOA0KPiBUbzogWmhpcWlhbmcgSG91IDxaaGlx aWFuZy5Ib3VAZnJlZXNjYWxlLmNvbT47IGxpbnV4cHBjLWRldkBsaXN0cy5vemxhYnMub3JnOw0K PiBTY290dCBXb29kIDxzY290dHdvb2RAZnJlZXNjYWxlLmNvbT47IGdhbGFrQGtlcm5lbC5jcmFz aGluZy5vcmc7DQo+IGJlbmhAa2VybmVsLmNyYXNoaW5nLm9yZzsgcGF1bHVzQHNhbWJhLm9yZzsg bXBlQGVsbGVybWFuLmlkLmF1Ow0KPiBkZXZpY2V0cmVlQHZnZXIua2VybmVsLm9yZzsgcm9iaCtk dEBrZXJuZWwub3JnOyBwYXdlbC5tb2xsQGFybS5jb207DQo+IG1hcmsucnV0bGFuZEBhcm0uY29t OyBpamMrZGV2aWNldHJlZUBoZWxsaW9uLm9yZy51azsgSGFybmluZGVyIFJhaQ0KPiA8aGFybmlu ZGVyLnJhaUBmcmVlc2NhbGUuY29tPg0KPiBDYzogTGlhbiBNLkguIDxNaW5naHVhbi5MaWFuQGZy ZWVzY2FsZS5jb20+OyBIdSBWaW5jZW50DQo+IDxNaW5na2FpLkh1QGZyZWVzY2FsZS5jb20+OyBI b3UgWmhpcWlhbmcgPEI0ODI4NkBmcmVlc2NhbGUuY29tPg0KPiBTdWJqZWN0OiBSRTogW1BBVENI IFY0IDEvMl0gcG93ZXJwYy9mc2w6IEFkZCBQQ0kgbm9kZSBpbiBkZXZpY2UgdHJlZSBvZg0KPiBi c2M5MTMycWRzDQo+IA0KPiBIaSBSb2IsDQo+IA0KPiBDb3VsZCB5b3UgcGxlYXNlIHRha2UgdGhp cyBwYXRjaCBpbnRvIGFjY291bnQ/DQo+IA0KPiBUaGFua3MsDQo+IFpoaXFpYW5nDQo+IA0KPiA+ IC0tLS0tT3JpZ2luYWwgTWVzc2FnZS0tLS0tDQo+ID4gRnJvbTogWmhpcWlhbmcgSG91IFttYWls dG86WmhpcWlhbmcuSG91QGZyZWVzY2FsZS5jb21dDQo+ID4gU2VudDogMjAxNcTqMTHUwjXI1SAx MToxNg0KPiA+IFRvOiBsaW51eHBwYy1kZXZAbGlzdHMub3psYWJzLm9yZzsgU2NvdHQgV29vZDsN Cj4gPiBnYWxha0BrZXJuZWwuY3Jhc2hpbmcub3JnOyBiZW5oQGtlcm5lbC5jcmFzaGluZy5vcmc7 IHBhdWx1c0BzYW1iYS5vcmc7DQo+ID4gbXBlQGVsbGVybWFuLmlkLmF1OyBkZXZpY2V0cmVlQHZn ZXIua2VybmVsLm9yZzsgcm9iaCtkdEBrZXJuZWwub3JnOw0KPiA+IHBhd2VsLm1vbGxAYXJtLmNv bTsgbWFyay5ydXRsYW5kQGFybS5jb207DQo+ID4gaWpjK2RldmljZXRyZWVAaGVsbGlvbi5vcmcu dWs7IEhhcm5pbmRlciBSYWkNCj4gPiBDYzogTWluZ2h1YW4gTGlhbjsgTWluZ2thaSBIdTsgWmhp cWlhbmcgSG91DQo+ID4gU3ViamVjdDogW1BBVENIIFY0IDEvMl0gcG93ZXJwYy9mc2w6IEFkZCBQ Q0kgbm9kZSBpbiBkZXZpY2UgdHJlZSBvZg0KPiA+IGJzYzkxMzJxZHMNCj4gPg0KPiA+IEZyb206 IEhhcm5pbmRlciBSYWkgPGhhcm5pbmRlci5yYWlAZnJlZXNjYWxlLmNvbT4NCj4gPg0KPiA+IFNp Z25lZC1vZmYtYnk6IEhhcm5pbmRlciBSYWkgPGhhcm5pbmRlci5yYWlAZnJlZXNjYWxlLmNvbT4N Cj4gPiBTaWduZWQtb2ZmLWJ5OiBNaW5naHVhbiBMaWFuIDxNaW5naHVhbi5MaWFuQGZyZWVzY2Fs ZS5jb20+DQo+ID4gU2lnbmVkLW9mZi1ieTogSG91IFpoaXFpYW5nIDxCNDgyODZAZnJlZXNjYWxl LmNvbT4NCj4gPiAtLS0NCj4gPiBWNDogVjM6DQo+ID4gIC0gUmVtb3ZlIGdlcnJpdCBzdHVmZi4N Cj4gPiBWMjoNCj4gPiAgLSBSZW1vdmUgcHJvcGVydHkgY2xvY2stZnJlcXVlbmN5Lg0KPiA+DQo+ ID4gIGFyY2gvcG93ZXJwYy9ib290L2R0cy9ic2M5MTMycWRzLmR0cyAgICAgICAgICB8IDE1ICsr KysrKysrKysrKysrDQo+ID4gIGFyY2gvcG93ZXJwYy9ib290L2R0cy9mc2wvYnNjOTEzMnNpLXBv c3QuZHRzaSB8IDI4DQo+ID4gKysrKysrKysrKysrKysrKysrKysrKysrKysrDQo+ID4gKysrKysr KysrKysrKysrKysrKysrKysrKysrIGFyY2gvcG93ZXJwYy9ib290L2R0cy9mc2wvYnNjOTEzMnNp LXByZS5kdA0KPiA+ICsrKysrKysrKysrKysrKysrKysrKysrKysrKyBzaQ0KPiA+IHwgIDEgKw0K PiA+ICAzIGZpbGVzIGNoYW5nZWQsIDQ0IGluc2VydGlvbnMoKykNCj4gPg0KPiA+IGRpZmYgLS1n aXQgYS9hcmNoL3Bvd2VycGMvYm9vdC9kdHMvYnNjOTEzMnFkcy5kdHMNCj4gPiBiL2FyY2gvcG93 ZXJwYy9ib290L2R0cy9ic2M5MTMycWRzLmR0cw0KPiA+IGluZGV4IDZjYWIxMDYuLjk0MGQ3MTkg MTAwNjQ0DQo+ID4gLS0tIGEvYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2JzYzkxMzJxZHMuZHRzDQo+ ID4gKysrIGIvYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2JzYzkxMzJxZHMuZHRzDQo+ID4gQEAgLTI5 LDYgKzI5LDIxIEBADQo+ID4gIHNvYzogc29jQGZmNzAwMDAwIHsNCj4gPiAgcmFuZ2VzID0gPDB4 MCAweDAgMHhmZjcwMDAwMCAweDEwMDAwMD47ICB9Ow0KPiA+ICsNCj4gPiArcGNpMDogcGNpZUBm ZjcwYTAwMCB7DQo+ID4gK3JlZyA9IDwwIDB4ZmY3MGEwMDAgMCAweDEwMDA+Ow0KPiA+ICtyYW5n ZXMgPSA8MHgyMDAwMDAwIDB4MCAweDkwMDAwMDAwIDAgMHg5MDAwMDAwMCAweDANCj4gPiAweDIw MDAwMDAwDQo+ID4gKyAgMHgxMDAwMDAwIDB4MCAweDAwMDAwMDAwIDAgMHhjMDAxMDAwMCAweDAg MHgxMDAwMD47DQo+ID4gK3BjaWVAMCB7DQo+ID4gK3JhbmdlcyA9IDwweDIwMDAwMDAgMHgwIDB4 OTAwMDAwMDANCj4gPiArICAweDIwMDAwMDAgMHgwIDB4OTAwMDAwMDANCj4gPiArICAweDAgMHgy MDAwMDAwMA0KPiA+ICsNCj4gPiArICAweDEwMDAwMDAgMHgwIDB4MA0KPiA+ICsgIDB4MTAwMDAw MCAweDAgMHgwDQo+ID4gKyAgMHgwIDB4MTAwMDAwPjsNCj4gPiArfTsNCj4gPiArfTsNCj4gPiAg fTsNCj4gPg0KPiA+ICAvaW5jbHVkZS8gImJzYzkxMzJxZHMuZHRzaSINCj4gPiBkaWZmIC0tZ2l0 IGEvYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2ZzbC9ic2M5MTMyc2ktcG9zdC5kdHNpDQo+ID4gYi9h cmNoL3Bvd2VycGMvYm9vdC9kdHMvZnNsL2JzYzkxMzJzaS1wb3N0LmR0c2kNCj4gPiBpbmRleCBj NzIzMDcxLi5iNWYwNzE1IDEwMDY0NA0KPiA+IC0tLSBhL2FyY2gvcG93ZXJwYy9ib290L2R0cy9m c2wvYnNjOTEzMnNpLXBvc3QuZHRzaQ0KPiA+ICsrKyBiL2FyY2gvcG93ZXJwYy9ib290L2R0cy9m c2wvYnNjOTEzMnNpLXBvc3QuZHRzaQ0KPiA+IEBAIC00MCw2ICs0MCwzNCBAQA0KPiA+ICBpbnRl cnJ1cHRzID0gPDE2IDIgMCAwIDIwIDIgMCAwPjsNCj4gPiAgfTsNCj4gPg0KPiA+ICsvKiBjb250 cm9sbGVyIGF0IDB4YTAwMCAqLw0KPiA+ICsmcGNpMCB7DQo+ID4gK2NvbXBhdGlibGUgPSAiZnNs LGJzYzkxMzItcGNpZSIsICJmc2wscW9yaXEtcGNpZS12Mi4yIjsgZGV2aWNlX3R5cGUgPQ0KPiA+ ICsicGNpIjsgI3NpemUtY2VsbHMgPSA8Mj47ICNhZGRyZXNzLWNlbGxzID0gPDM+OyBidXMtcmFu Z2UgPSA8MCAyNTU+Ow0KPiA+ICtpbnRlcnJ1cHRzID0gPDE2IDIgMCAwPjsNCj4gPiArDQo+ID4g K3BjaWVAMCB7DQo+ID4gK3JlZyA9IDwwIDAgMCAwIDA+Ow0KPiA+ICsjaW50ZXJydXB0LWNlbGxz ID0gPDE+Ow0KPiA+ICsjc2l6ZS1jZWxscyA9IDwyPjsNCj4gPiArI2FkZHJlc3MtY2VsbHMgPSA8 Mz47DQo+ID4gK2RldmljZV90eXBlID0gInBjaSI7DQo+ID4gK2ludGVycnVwdHMgPSA8MTYgMiAw IDA+Ow0KPiA+ICtpbnRlcnJ1cHQtbWFwLW1hc2sgPSA8MHhmODAwIDAgMCA3PjsNCj4gPiArDQo+ ID4gK2ludGVycnVwdC1tYXAgPSA8DQo+ID4gKy8qIElEU0VMIDB4MCAqLw0KPiA+ICswMDAwIDB4 MCAweDAgMHgxICZtcGljIDB4MCAweDIgMHgwIDB4MA0KPiA+ICswMDAwIDB4MCAweDAgMHgyICZt cGljIDB4MSAweDIgMHgwIDB4MA0KPiA+ICswMDAwIDB4MCAweDAgMHgzICZtcGljIDB4MiAweDIg MHgwIDB4MA0KPiA+ICswMDAwIDB4MCAweDAgMHg0ICZtcGljIDB4MyAweDIgMHgwIDB4MA0KPiA+ ICs+Ow0KPiA+ICt9Ow0KPiA+ICt9Ow0KPiA+ICsNCj4gPiAgJnNvYyB7DQo+ID4gICNhZGRyZXNz LWNlbGxzID0gPDE+Ow0KPiA+ICAjc2l6ZS1jZWxscyA9IDwxPjsNCj4gPiBkaWZmIC0tZ2l0IGEv YXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2ZzbC9ic2M5MTMyc2ktcHJlLmR0c2kNCj4gPiBiL2FyY2gv cG93ZXJwYy9ib290L2R0cy9mc2wvYnNjOTEzMnNpLXByZS5kdHNpDQo+ID4gaW5kZXggMzAxYTlk Yi4uOTBmNzk0OSAxMDA2NDQNCj4gPiAtLS0gYS9hcmNoL3Bvd2VycGMvYm9vdC9kdHMvZnNsL2Jz YzkxMzJzaS1wcmUuZHRzaQ0KPiA+ICsrKyBiL2FyY2gvcG93ZXJwYy9ib290L2R0cy9mc2wvYnNj OTEzMnNpLXByZS5kdHNpDQo+ID4gQEAgLTQ1LDYgKzQ1LDcgQEANCj4gPiAgc2VyaWFsMCA9ICZz ZXJpYWwwOw0KPiA+ICBldGhlcm5ldDAgPSAmZW5ldDA7DQo+ID4gIGV0aGVybmV0MSA9ICZlbmV0 MTsNCj4gPiArcGNpMCA9ICZwY2kwOw0KPiA+ICB9Ow0KPiA+DQo+ID4gIGNwdXMgew0KPiA+IC0t DQo+ID4gMi4xLjAuMjcuZzk2ZGIzMjQNCg0K ^ permalink raw reply [flat|nested] 18+ messages in thread
[parent not found: <HE1PR04MB09060D4FCE88CD7B3F1CBF9084D90-6LN7OEpIatWBkn9woE/rDM9NdZoXdze2vxpqHgZTriW3zl9H0oFU5g@public.gmane.org>]
* Re: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds 2016-01-27 6:47 ` Zhiqiang Hou @ 2016-01-27 14:23 ` Scott Wood -1 siblings, 0 replies; 18+ messages in thread From: Scott Wood @ 2016-01-27 14:23 UTC (permalink / raw) To: Zhiqiang Hou, Zhiqiang Hou, linuxppc-dev-uLR06cmDAlY/bJ5BZ2RsiQ, galak-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r, benh-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r, paulus-eUNUBHrolfbYtjvyW6yDsg, mpe-Gsx/Oe8HsFggBc27wqDAHg, devicetree-u79uwXL29TY76Z2rM5mHXA, robh+dt-DgEjT+Ai2ygdnm+yROfE0A, pawel.moll-5wv7dgnIgG8, mark.rutland-5wv7dgnIgG8, ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg, Harninder Rai, robh-DgEjT+Ai2ygdnm+yROfE0A Cc: Lian M.H., Hu Vincent, Hou Zhiqiang On Wed, 2016-01-27 at 06:47 +0000, Zhiqiang Hou wrote: > Hi Herring and Kumar and Ian, > > Can you help to apply this patch? > > Thanks, > Zhiqiang Can you check whether a patch has already been applied before pinging people about it? -Scott > > > -----Original Message----- > > From: Zhiqiang Hou [mailto:zhiqiang.hou-3arQi8VN3Tc@public.gmane.org] > > Sent: 2015年12月22日 17:28 > > To: Zhiqiang Hou <Zhiqiang.Hou-KZfg59tc24xl57MIdRCFDg@public.gmane.org>; > > linuxppc-dev-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org; > > Scott Wood <scottwood-KZfg59tc24xl57MIdRCFDg@public.gmane.org>; galak-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r@public.gmane.org; > > benh-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r@public.gmane.org; paulus-eUNUBHrolfbYtjvyW6yDsg@public.gmane.org; mpe-Gsx/Oe8HsFggBc27wqDAHg@public.gmane.org; > > devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org; robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org; pawel.moll-5wv7dgnIgG8@public.gmane.org; > > mark.rutland-5wv7dgnIgG8@public.gmane.org; ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org; Harninder Rai > > <harninder.rai-KZfg59tc24xl57MIdRCFDg@public.gmane.org> > > Cc: Lian M.H. <Minghuan.Lian-KZfg59tc24xl57MIdRCFDg@public.gmane.org>; Hu Vincent > > <Mingkai.Hu-KZfg59tc24xl57MIdRCFDg@public.gmane.org>; Hou Zhiqiang <B48286-KZfg59tc24xl57MIdRCFDg@public.gmane.org> > > Subject: RE: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of > > bsc9132qds > > > > Hi Rob, > > > > Could you please take this patch into account? > > > > Thanks, > > Zhiqiang > > > > > -----Original Message----- > > > From: Zhiqiang Hou [mailto:Zhiqiang.Hou-KZfg59tc24xl57MIdRCFDg@public.gmane.org] > > > Sent: 2015年11月5日 11:16 > > > To: linuxppc-dev-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org; Scott Wood; > > > galak-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r@public.gmane.org; benh-XVmvHMARGAS8U2dJNN8I7kB+6BGkLq7r@public.gmane.org; paulus@samba.org; > > > mpe-Gsx/Oe8HsFggBc27wqDAHg@public.gmane.org; devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org; robh+dt-DgEjT+Ai2yhQFI55V6+gNQ@public.gmane.orgg; > > > pawel.moll-5wv7dgnIgG8@public.gmane.org; mark.rutland-5wv7dgnIgG8@public.gmane.org; > > > ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org; Harninder Rai > > > Cc: Minghuan Lian; Mingkai Hu; Zhiqiang Hou > > > Subject: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of > > > bsc9132qds > > > > > > From: Harninder Rai <harninder.rai-KZfg59tc24xl57MIdRCFDg@public.gmane.org> > > > > > > Signed-off-by: Harninder Rai <harninder.rai-KZfg59tc24xl57MIdRCFDg@public.gmane.org> > > > Signed-off-by: Minghuan Lian <Minghuan.Lian-KZfg59tc24xl57MIdRCFDg@public.gmane.org> > > > Signed-off-by: Hou Zhiqiang <B48286-KZfg59tc24xl57MIdRCFDg@public.gmane.org> > > > --- > > > V4: V3: > > > - Remove gerrit stuff. > > > V2: > > > - Remove property clock-frequency. > > > > > > arch/powerpc/boot/dts/bsc9132qds.dts | 15 ++++++++++++++ > > > arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi | 28 > > > +++++++++++++++++++++++++++ > > > +++++++++++++++++++++++++++ arch/powerpc/boot/dts/fsl/bsc9132si-pre.dt > > > +++++++++++++++++++++++++++ si > > > > 1 + > > > 3 files changed, 44 insertions(+) > > > > > > diff --git a/arch/powerpc/boot/dts/bsc9132qds.dts > > > b/arch/powerpc/boot/dts/bsc9132qds.dts > > > index 6cab106..940d719 100644 > > > --- a/arch/powerpc/boot/dts/bsc9132qds.dts > > > +++ b/arch/powerpc/boot/dts/bsc9132qds.dts > > > @@ -29,6 +29,21 @@ > > > soc: soc@ff700000 { > > > ranges = <0x0 0x0 0xff700000 0x100000>; }; > > > + > > > +pci0: pcie@ff70a000 { > > > +reg = <0 0xff70a000 0 0x1000>; > > > +ranges = <0x2000000 0x0 0x90000000 0 0x90000000 0x0 > > > 0x20000000 > > > + 0x1000000 0x0 0x00000000 0 0xc0010000 0x0 0x10000>; > > > +pcie@0 { > > > +ranges = <0x2000000 0x0 0x90000000 > > > + 0x2000000 0x0 0x90000000 > > > + 0x0 0x20000000 > > > + > > > + 0x1000000 0x0 0x0 > > > + 0x1000000 0x0 0x0 > > > + 0x0 0x100000>; > > > +}; > > > +}; > > > }; > > > > > > /include/ "bsc9132qds.dtsi" > > > diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > index c723071..b5f0715 100644 > > > --- a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > @@ -40,6 +40,34 @@ > > > interrupts = <16 2 0 0 20 2 0 0>; > > > }; > > > > > > +/* controller at 0xa000 */ > > > +&pci0 { > > > +compatible = "fsl,bsc9132-pcie", "fsl,qoriq-pcie-v2.2"; device_type = > > > +"pci"; #size-cells = <2>; #address-cells = <3>; bus-range = <0 255>; > > > +interrupts = <16 2 0 0>; > > > + > > > +pcie@0 { > > > +reg = <0 0 0 0 0>; > > > +#interrupt-cells = <1>; > > > +#size-cells = <2>; > > > +#address-cells = <3>; > > > +device_type = "pci"; > > > +interrupts = <16 2 0 0>; > > > +interrupt-map-mask = <0xf800 0 0 7>; > > > + > > > +interrupt-map = < > > > +/* IDSEL 0x0 */ > > > +0000 0x0 0x0 0x1 &mpic 0x0 0x2 0x0 0x0 > > > +0000 0x0 0x0 0x2 &mpic 0x1 0x2 0x0 0x0 > > > +0000 0x0 0x0 0x3 &mpic 0x2 0x2 0x0 0x0 > > > +0000 0x0 0x0 0x4 &mpic 0x3 0x2 0x0 0x0 > > > +>; > > > +}; > > > +}; > > > + > > > &soc { > > > #address-cells = <1>; > > > #size-cells = <1>; > > > diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > index 301a9db..90f7949 100644 > > > --- a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > @@ -45,6 +45,7 @@ > > > serial0 = &serial0; > > > ethernet0 = &enet0; > > > ethernet1 = &enet1; > > > +pci0 = &pci0; > > > }; > > > > > > cpus { > > > -- > > > 2.1.0.27.g96db324 > > _______________________________________________ > Linuxppc-dev mailing list > Linuxppc-dev-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org > https://lists.ozlabs.org/listinfo/linuxppc-dev -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 18+ messages in thread
* Re: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds @ 2016-01-27 14:23 ` Scott Wood 0 siblings, 0 replies; 18+ messages in thread From: Scott Wood @ 2016-01-27 14:23 UTC (permalink / raw) To: Zhiqiang Hou, Zhiqiang Hou, linuxppc-dev, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, Harninder Rai, robh Cc: Lian M.H., Hu Vincent, Hou Zhiqiang On Wed, 2016-01-27 at 06:47 +0000, Zhiqiang Hou wrote: > Hi Herring and Kumar and Ian, > > Can you help to apply this patch? > > Thanks, > Zhiqiang Can you check whether a patch has already been applied before pinging people about it? -Scott > > > -----Original Message----- > > From: Zhiqiang Hou [mailto:zhiqiang.hou@nxp.com] > > Sent: 2015年12月22日 17:28 > > To: Zhiqiang Hou <Zhiqiang.Hou@freescale.com>; > > linuxppc-dev@lists.ozlabs.org; > > Scott Wood <scottwood@freescale.com>; galak@kernel.crashing.org; > > benh@kernel.crashing.org; paulus@samba.org; mpe@ellerman.id.au; > > devicetree@vger.kernel.org; robh+dt@kernel.org; pawel.moll@arm.com; > > mark.rutland@arm.com; ijc+devicetree@hellion.org.uk; Harninder Rai > > <harninder.rai@freescale.com> > > Cc: Lian M.H. <Minghuan.Lian@freescale.com>; Hu Vincent > > <Mingkai.Hu@freescale.com>; Hou Zhiqiang <B48286@freescale.com> > > Subject: RE: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of > > bsc9132qds > > > > Hi Rob, > > > > Could you please take this patch into account? > > > > Thanks, > > Zhiqiang > > > > > -----Original Message----- > > > From: Zhiqiang Hou [mailto:Zhiqiang.Hou@freescale.com] > > > Sent: 2015年11月5日 11:16 > > > To: linuxppc-dev@lists.ozlabs.org; Scott Wood; > > > galak@kernel.crashing.org; benh@kernel.crashing.org; paulus@samba.org; > > > mpe@ellerman.id.au; devicetree@vger.kernel.org; robh+dt@kernel.org; > > > pawel.moll@arm.com; mark.rutland@arm.com; > > > ijc+devicetree@hellion.org.uk; Harninder Rai > > > Cc: Minghuan Lian; Mingkai Hu; Zhiqiang Hou > > > Subject: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of > > > bsc9132qds > > > > > > From: Harninder Rai <harninder.rai@freescale.com> > > > > > > Signed-off-by: Harninder Rai <harninder.rai@freescale.com> > > > Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com> > > > Signed-off-by: Hou Zhiqiang <B48286@freescale.com> > > > --- > > > V4: V3: > > > - Remove gerrit stuff. > > > V2: > > > - Remove property clock-frequency. > > > > > > arch/powerpc/boot/dts/bsc9132qds.dts | 15 ++++++++++++++ > > > arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi | 28 > > > +++++++++++++++++++++++++++ > > > +++++++++++++++++++++++++++ arch/powerpc/boot/dts/fsl/bsc9132si-pre.dt > > > +++++++++++++++++++++++++++ si > > > > 1 + > > > 3 files changed, 44 insertions(+) > > > > > > diff --git a/arch/powerpc/boot/dts/bsc9132qds.dts > > > b/arch/powerpc/boot/dts/bsc9132qds.dts > > > index 6cab106..940d719 100644 > > > --- a/arch/powerpc/boot/dts/bsc9132qds.dts > > > +++ b/arch/powerpc/boot/dts/bsc9132qds.dts > > > @@ -29,6 +29,21 @@ > > > soc: soc@ff700000 { > > > ranges = <0x0 0x0 0xff700000 0x100000>; }; > > > + > > > +pci0: pcie@ff70a000 { > > > +reg = <0 0xff70a000 0 0x1000>; > > > +ranges = <0x2000000 0x0 0x90000000 0 0x90000000 0x0 > > > 0x20000000 > > > + 0x1000000 0x0 0x00000000 0 0xc0010000 0x0 0x10000>; > > > +pcie@0 { > > > +ranges = <0x2000000 0x0 0x90000000 > > > + 0x2000000 0x0 0x90000000 > > > + 0x0 0x20000000 > > > + > > > + 0x1000000 0x0 0x0 > > > + 0x1000000 0x0 0x0 > > > + 0x0 0x100000>; > > > +}; > > > +}; > > > }; > > > > > > /include/ "bsc9132qds.dtsi" > > > diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > index c723071..b5f0715 100644 > > > --- a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > @@ -40,6 +40,34 @@ > > > interrupts = <16 2 0 0 20 2 0 0>; > > > }; > > > > > > +/* controller at 0xa000 */ > > > +&pci0 { > > > +compatible = "fsl,bsc9132-pcie", "fsl,qoriq-pcie-v2.2"; device_type = > > > +"pci"; #size-cells = <2>; #address-cells = <3>; bus-range = <0 255>; > > > +interrupts = <16 2 0 0>; > > > + > > > +pcie@0 { > > > +reg = <0 0 0 0 0>; > > > +#interrupt-cells = <1>; > > > +#size-cells = <2>; > > > +#address-cells = <3>; > > > +device_type = "pci"; > > > +interrupts = <16 2 0 0>; > > > +interrupt-map-mask = <0xf800 0 0 7>; > > > + > > > +interrupt-map = < > > > +/* IDSEL 0x0 */ > > > +0000 0x0 0x0 0x1 &mpic 0x0 0x2 0x0 0x0 > > > +0000 0x0 0x0 0x2 &mpic 0x1 0x2 0x0 0x0 > > > +0000 0x0 0x0 0x3 &mpic 0x2 0x2 0x0 0x0 > > > +0000 0x0 0x0 0x4 &mpic 0x3 0x2 0x0 0x0 > > > +>; > > > +}; > > > +}; > > > + > > > &soc { > > > #address-cells = <1>; > > > #size-cells = <1>; > > > diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > index 301a9db..90f7949 100644 > > > --- a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > @@ -45,6 +45,7 @@ > > > serial0 = &serial0; > > > ethernet0 = &enet0; > > > ethernet1 = &enet1; > > > +pci0 = &pci0; > > > }; > > > > > > cpus { > > > -- > > > 2.1.0.27.g96db324 > > _______________________________________________ > Linuxppc-dev mailing list > Linuxppc-dev@lists.ozlabs.org > https://lists.ozlabs.org/listinfo/linuxppc-dev ^ permalink raw reply [flat|nested] 18+ messages in thread
* RE: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds 2016-01-27 14:23 ` Scott Wood @ 2016-01-29 11:26 ` Zhiqiang Hou -1 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2016-01-29 11:26 UTC (permalink / raw) To: Scott Wood, Zhiqiang Hou, linuxppc-dev, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, Harninder Rai, robh Cc: Lian M.H., Hu Vincent, Hou Zhiqiang > -----Original Message----- > From: Scott Wood [mailto:oss@buserror.net] > Sent: 2016年1月27日 22:24 > To: Zhiqiang Hou <zhiqiang.hou@nxp.com>; Zhiqiang Hou > <Zhiqiang.Hou@freescale.com>; linuxppc-dev@lists.ozlabs.org; > galak@kernel.crashing.org; benh@kernel.crashing.org; paulus@samba.org; > mpe@ellerman.id.au; devicetree@vger.kernel.org; robh+dt@kernel.org; > pawel.moll@arm.com; mark.rutland@arm.com; ijc+devicetree@hellion.org.uk; > Harninder Rai <harninder.rai@freescale.com>; robh@kernel.org > Cc: Lian M.H. <Minghuan.Lian@freescale.com>; Hu Vincent > <Mingkai.Hu@freescale.com>; Hou Zhiqiang <B48286@freescale.com> > Subject: Re: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of > bsc9132qds > > On Wed, 2016-01-27 at 06:47 +0000, Zhiqiang Hou wrote: > > Hi Herring and Kumar and Ian, > > > > Can you help to apply this patch? > > > > Thanks, > > Zhiqiang > > Can you check whether a patch has already been applied before pinging people > about it? > Sorry, I only checked the state of this patchset on web. Thanks, Zhiqiang > > > > > > -----Original Message----- > > > From: Zhiqiang Hou [mailto:zhiqiang.hou@nxp.com] > > > Sent: 2015年12月22日 17:28 > > > To: Zhiqiang Hou <Zhiqiang.Hou@freescale.com>; > > > linuxppc-dev@lists.ozlabs.org; Scott Wood <scottwood@freescale.com>; > > > galak@kernel.crashing.org; benh@kernel.crashing.org; > > > paulus@samba.org; mpe@ellerman.id.au; devicetree@vger.kernel.org; > > > robh+dt@kernel.org; pawel.moll@arm.com; mark.rutland@arm.com; > > > ijc+devicetree@hellion.org.uk; Harninder Rai > > > <harninder.rai@freescale.com> > > > Cc: Lian M.H. <Minghuan.Lian@freescale.com>; Hu Vincent > > > <Mingkai.Hu@freescale.com>; Hou Zhiqiang <B48286@freescale.com> > > > Subject: RE: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree > > > of bsc9132qds > > > > > > Hi Rob, > > > > > > Could you please take this patch into account? > > > > > > Thanks, > > > Zhiqiang > > > > > > > -----Original Message----- > > > > From: Zhiqiang Hou [mailto:Zhiqiang.Hou@freescale.com] > > > > Sent: 2015年11月5日 11:16 > > > > To: linuxppc-dev@lists.ozlabs.org; Scott Wood; > > > > galak@kernel.crashing.org; benh@kernel.crashing.org; > > > > paulus@samba.org; mpe@ellerman.id.au; devicetree@vger.kernel.org; > > > > robh+dt@kernel.org; pawel.moll@arm.com; mark.rutland@arm.com; > > > > ijc+devicetree@hellion.org.uk; Harninder Rai > > > > Cc: Minghuan Lian; Mingkai Hu; Zhiqiang Hou > > > > Subject: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree > > > > of bsc9132qds > > > > > > > > From: Harninder Rai <harninder.rai@freescale.com> > > > > > > > > Signed-off-by: Harninder Rai <harninder.rai@freescale.com> > > > > Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com> > > > > Signed-off-by: Hou Zhiqiang <B48286@freescale.com> > > > > --- > > > > V4: V3: > > > > - Remove gerrit stuff. > > > > V2: > > > > - Remove property clock-frequency. > > > > > > > > arch/powerpc/boot/dts/bsc9132qds.dts | 15 ++++++++++++++ > > > > arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi | 28 > > > > +++++++++++++++++++++++++++ > > > > +++++++++++++++++++++++++++ arch/powerpc/boot/dts/fsl/bsc9132si-pr > > > > +++++++++++++++++++++++++++ e.dt > > > > +++++++++++++++++++++++++++ si > > > > > 1 + > > > > 3 files changed, 44 insertions(+) > > > > > > > > diff --git a/arch/powerpc/boot/dts/bsc9132qds.dts > > > > b/arch/powerpc/boot/dts/bsc9132qds.dts > > > > index 6cab106..940d719 100644 > > > > --- a/arch/powerpc/boot/dts/bsc9132qds.dts > > > > +++ b/arch/powerpc/boot/dts/bsc9132qds.dts > > > > @@ -29,6 +29,21 @@ > > > > soc: soc@ff700000 { > > > > ranges = <0x0 0x0 0xff700000 0x100000>; }; > > > > + > > > > +pci0: pcie@ff70a000 { > > > > +reg = <0 0xff70a000 0 0x1000>; > > > > +ranges = <0x2000000 0x0 0x90000000 0 0x90000000 0x0 > > > > 0x20000000 > > > > + 0x1000000 0x0 0x00000000 0 0xc0010000 0x0 0x10000>; > > > > +pcie@0 { > > > > +ranges = <0x2000000 0x0 0x90000000 > > > > + 0x2000000 0x0 0x90000000 > > > > + 0x0 0x20000000 > > > > + > > > > + 0x1000000 0x0 0x0 > > > > + 0x1000000 0x0 0x0 > > > > + 0x0 0x100000>; > > > > +}; > > > > +}; > > > > }; > > > > > > > > /include/ "bsc9132qds.dtsi" > > > > diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > > b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > > index c723071..b5f0715 100644 > > > > --- a/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > > +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-post.dtsi > > > > @@ -40,6 +40,34 @@ > > > > interrupts = <16 2 0 0 20 2 0 0>; }; > > > > > > > > +/* controller at 0xa000 */ > > > > +&pci0 { > > > > +compatible = "fsl,bsc9132-pcie", "fsl,qoriq-pcie-v2.2"; > > > > +device_type = "pci"; #size-cells = <2>; #address-cells = <3>; > > > > +bus-range = <0 255>; interrupts = <16 2 0 0>; > > > > + > > > > +pcie@0 { > > > > +reg = <0 0 0 0 0>; > > > > +#interrupt-cells = <1>; > > > > +#size-cells = <2>; > > > > +#address-cells = <3>; > > > > +device_type = "pci"; > > > > +interrupts = <16 2 0 0>; > > > > +interrupt-map-mask = <0xf800 0 0 7>; > > > > + > > > > +interrupt-map = < > > > > +/* IDSEL 0x0 */ > > > > +0000 0x0 0x0 0x1 &mpic 0x0 0x2 0x0 0x0 > > > > +0000 0x0 0x0 0x2 &mpic 0x1 0x2 0x0 0x0 > > > > +0000 0x0 0x0 0x3 &mpic 0x2 0x2 0x0 0x0 > > > > +0000 0x0 0x0 0x4 &mpic 0x3 0x2 0x0 0x0 > > > > +>; > > > > +}; > > > > +}; > > > > + > > > > &soc { > > > > #address-cells = <1>; > > > > #size-cells = <1>; > > > > diff --git a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > > b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > > index 301a9db..90f7949 100644 > > > > --- a/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > > +++ b/arch/powerpc/boot/dts/fsl/bsc9132si-pre.dtsi > > > > @@ -45,6 +45,7 @@ > > > > serial0 = &serial0; > > > > ethernet0 = &enet0; > > > > ethernet1 = &enet1; > > > > +pci0 = &pci0; > > > > }; > > > > > > > > cpus { > > > > -- > > > > 2.1.0.27.g96db324 > > > > _______________________________________________ > > Linuxppc-dev mailing list > > Linuxppc-dev@lists.ozlabs.org > > https://lists.ozlabs.org/listinfo/linuxppc-dev _______________________________________________ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.ozlabs.org/listinfo/linuxppc-dev ^ permalink raw reply [flat|nested] 18+ messages in thread
* RE: [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds @ 2016-01-29 11:26 ` Zhiqiang Hou 0 siblings, 0 replies; 18+ messages in thread From: Zhiqiang Hou @ 2016-01-29 11:26 UTC (permalink / raw) To: Scott Wood, Zhiqiang Hou, linuxppc-dev, galak, benh, paulus, mpe, devicetree, robh+dt, pawel.moll, mark.rutland, ijc+devicetree, Harninder Rai, robh Cc: Lian M.H., Hu Vincent, Hou Zhiqiang DQoNCj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gRnJvbTogU2NvdHQgV29vZCBbbWFp bHRvOm9zc0BidXNlcnJvci5uZXRdDQo+IFNlbnQ6IDIwMTblubQx5pyIMjfml6UgMjI6MjQNCj4g VG86IFpoaXFpYW5nIEhvdSA8emhpcWlhbmcuaG91QG54cC5jb20+OyBaaGlxaWFuZyBIb3UNCj4g PFpoaXFpYW5nLkhvdUBmcmVlc2NhbGUuY29tPjsgbGludXhwcGMtZGV2QGxpc3RzLm96bGFicy5v cmc7DQo+IGdhbGFrQGtlcm5lbC5jcmFzaGluZy5vcmc7IGJlbmhAa2VybmVsLmNyYXNoaW5nLm9y ZzsgcGF1bHVzQHNhbWJhLm9yZzsNCj4gbXBlQGVsbGVybWFuLmlkLmF1OyBkZXZpY2V0cmVlQHZn ZXIua2VybmVsLm9yZzsgcm9iaCtkdEBrZXJuZWwub3JnOw0KPiBwYXdlbC5tb2xsQGFybS5jb207 IG1hcmsucnV0bGFuZEBhcm0uY29tOyBpamMrZGV2aWNldHJlZUBoZWxsaW9uLm9yZy51azsNCj4g SGFybmluZGVyIFJhaSA8aGFybmluZGVyLnJhaUBmcmVlc2NhbGUuY29tPjsgcm9iaEBrZXJuZWwu b3JnDQo+IENjOiBMaWFuIE0uSC4gPE1pbmdodWFuLkxpYW5AZnJlZXNjYWxlLmNvbT47IEh1IFZp bmNlbnQNCj4gPE1pbmdrYWkuSHVAZnJlZXNjYWxlLmNvbT47IEhvdSBaaGlxaWFuZyA8QjQ4Mjg2 QGZyZWVzY2FsZS5jb20+DQo+IFN1YmplY3Q6IFJlOiBbUEFUQ0ggVjQgMS8yXSBwb3dlcnBjL2Zz bDogQWRkIFBDSSBub2RlIGluIGRldmljZSB0cmVlIG9mDQo+IGJzYzkxMzJxZHMNCj4gDQo+IE9u IFdlZCwgMjAxNi0wMS0yNyBhdCAwNjo0NyArMDAwMCwgWmhpcWlhbmcgSG91IHdyb3RlOg0KPiA+ IEhpIEhlcnJpbmcgYW5kIEt1bWFyIGFuZCBJYW4sDQo+ID4NCj4gPiBDYW4geW91IGhlbHAgdG8g YXBwbHkgdGhpcyBwYXRjaD8NCj4gPg0KPiA+IFRoYW5rcywNCj4gPiBaaGlxaWFuZw0KPiANCj4g Q2FuIHlvdSBjaGVjayB3aGV0aGVyIGEgcGF0Y2ggaGFzIGFscmVhZHkgYmVlbiBhcHBsaWVkIGJl Zm9yZSBwaW5naW5nIHBlb3BsZQ0KPiBhYm91dCBpdD8NCj4gDQoNClNvcnJ5LCBJIG9ubHkgY2hl Y2tlZCB0aGUgc3RhdGUgb2YgdGhpcyBwYXRjaHNldCBvbiB3ZWIuDQoNClRoYW5rcywNClpoaXFp YW5nDQoNCj4gDQo+ID4NCj4gPiA+IC0tLS0tT3JpZ2luYWwgTWVzc2FnZS0tLS0tDQo+ID4gPiBG cm9tOiBaaGlxaWFuZyBIb3UgW21haWx0bzp6aGlxaWFuZy5ob3VAbnhwLmNvbV0NCj4gPiA+IFNl bnQ6IDIwMTXlubQxMuaciDIy5pelIDE3OjI4DQo+ID4gPiBUbzogWmhpcWlhbmcgSG91IDxaaGlx aWFuZy5Ib3VAZnJlZXNjYWxlLmNvbT47DQo+ID4gPiBsaW51eHBwYy1kZXZAbGlzdHMub3psYWJz Lm9yZzsgU2NvdHQgV29vZCA8c2NvdHR3b29kQGZyZWVzY2FsZS5jb20+Ow0KPiA+ID4gZ2FsYWtA a2VybmVsLmNyYXNoaW5nLm9yZzsgYmVuaEBrZXJuZWwuY3Jhc2hpbmcub3JnOw0KPiA+ID4gcGF1 bHVzQHNhbWJhLm9yZzsgbXBlQGVsbGVybWFuLmlkLmF1OyBkZXZpY2V0cmVlQHZnZXIua2VybmVs Lm9yZzsNCj4gPiA+IHJvYmgrZHRAa2VybmVsLm9yZzsgcGF3ZWwubW9sbEBhcm0uY29tOyBtYXJr LnJ1dGxhbmRAYXJtLmNvbTsNCj4gPiA+IGlqYytkZXZpY2V0cmVlQGhlbGxpb24ub3JnLnVrOyBI YXJuaW5kZXIgUmFpDQo+ID4gPiA8aGFybmluZGVyLnJhaUBmcmVlc2NhbGUuY29tPg0KPiA+ID4g Q2M6IExpYW4gTS5ILiA8TWluZ2h1YW4uTGlhbkBmcmVlc2NhbGUuY29tPjsgSHUgVmluY2VudA0K PiA+ID4gPE1pbmdrYWkuSHVAZnJlZXNjYWxlLmNvbT47IEhvdSBaaGlxaWFuZyA8QjQ4Mjg2QGZy ZWVzY2FsZS5jb20+DQo+ID4gPiBTdWJqZWN0OiBSRTogW1BBVENIIFY0IDEvMl0gcG93ZXJwYy9m c2w6IEFkZCBQQ0kgbm9kZSBpbiBkZXZpY2UgdHJlZQ0KPiA+ID4gb2YgYnNjOTEzMnFkcw0KPiA+ ID4NCj4gPiA+IEhpIFJvYiwNCj4gPiA+DQo+ID4gPiBDb3VsZCB5b3UgcGxlYXNlIHRha2UgdGhp cyBwYXRjaCBpbnRvIGFjY291bnQ/DQo+ID4gPg0KPiA+ID4gVGhhbmtzLA0KPiA+ID4gWmhpcWlh bmcNCj4gPiA+DQo+ID4gPiA+IC0tLS0tT3JpZ2luYWwgTWVzc2FnZS0tLS0tDQo+ID4gPiA+IEZy b206IFpoaXFpYW5nIEhvdSBbbWFpbHRvOlpoaXFpYW5nLkhvdUBmcmVlc2NhbGUuY29tXQ0KPiA+ ID4gPiBTZW50OiAyMDE15bm0MTHmnIg15pelIDExOjE2DQo+ID4gPiA+IFRvOiBsaW51eHBwYy1k ZXZAbGlzdHMub3psYWJzLm9yZzsgU2NvdHQgV29vZDsNCj4gPiA+ID4gZ2FsYWtAa2VybmVsLmNy YXNoaW5nLm9yZzsgYmVuaEBrZXJuZWwuY3Jhc2hpbmcub3JnOw0KPiA+ID4gPiBwYXVsdXNAc2Ft YmEub3JnOyBtcGVAZWxsZXJtYW4uaWQuYXU7IGRldmljZXRyZWVAdmdlci5rZXJuZWwub3JnOw0K PiA+ID4gPiByb2JoK2R0QGtlcm5lbC5vcmc7IHBhd2VsLm1vbGxAYXJtLmNvbTsgbWFyay5ydXRs YW5kQGFybS5jb207DQo+ID4gPiA+IGlqYytkZXZpY2V0cmVlQGhlbGxpb24ub3JnLnVrOyBIYXJu aW5kZXIgUmFpDQo+ID4gPiA+IENjOiBNaW5naHVhbiBMaWFuOyBNaW5na2FpIEh1OyBaaGlxaWFu ZyBIb3UNCj4gPiA+ID4gU3ViamVjdDogW1BBVENIIFY0IDEvMl0gcG93ZXJwYy9mc2w6IEFkZCBQ Q0kgbm9kZSBpbiBkZXZpY2UgdHJlZQ0KPiA+ID4gPiBvZiBic2M5MTMycWRzDQo+ID4gPiA+DQo+ ID4gPiA+IEZyb206IEhhcm5pbmRlciBSYWkgPGhhcm5pbmRlci5yYWlAZnJlZXNjYWxlLmNvbT4N Cj4gPiA+ID4NCj4gPiA+ID4gU2lnbmVkLW9mZi1ieTogSGFybmluZGVyIFJhaSA8aGFybmluZGVy LnJhaUBmcmVlc2NhbGUuY29tPg0KPiA+ID4gPiBTaWduZWQtb2ZmLWJ5OiBNaW5naHVhbiBMaWFu IDxNaW5naHVhbi5MaWFuQGZyZWVzY2FsZS5jb20+DQo+ID4gPiA+IFNpZ25lZC1vZmYtYnk6IEhv dSBaaGlxaWFuZyA8QjQ4Mjg2QGZyZWVzY2FsZS5jb20+DQo+ID4gPiA+IC0tLQ0KPiA+ID4gPiBW NDogVjM6DQo+ID4gPiA+ICAtIFJlbW92ZSBnZXJyaXQgc3R1ZmYuDQo+ID4gPiA+IFYyOg0KPiA+ ID4gPiAgLSBSZW1vdmUgcHJvcGVydHkgY2xvY2stZnJlcXVlbmN5Lg0KPiA+ID4gPg0KPiA+ID4g PiAgYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2JzYzkxMzJxZHMuZHRzICAgICAgICAgIHwgMTUgKysr KysrKysrKysrKysNCj4gPiA+ID4gIGFyY2gvcG93ZXJwYy9ib290L2R0cy9mc2wvYnNjOTEzMnNp LXBvc3QuZHRzaSB8IDI4DQo+ID4gPiA+ICsrKysrKysrKysrKysrKysrKysrKysrKysrKw0KPiA+ ID4gPiArKysrKysrKysrKysrKysrKysrKysrKysrKysgYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2Zz bC9ic2M5MTMyc2ktcHINCj4gPiA+ID4gKysrKysrKysrKysrKysrKysrKysrKysrKysrIGUuZHQN Cj4gPiA+ID4gKysrKysrKysrKysrKysrKysrKysrKysrKysrIHNpDQo+ID4gPiA+ID4gIDEgKw0K PiA+ID4gPiAgMyBmaWxlcyBjaGFuZ2VkLCA0NCBpbnNlcnRpb25zKCspDQo+ID4gPiA+DQo+ID4g PiA+IGRpZmYgLS1naXQgYS9hcmNoL3Bvd2VycGMvYm9vdC9kdHMvYnNjOTEzMnFkcy5kdHMNCj4g PiA+ID4gYi9hcmNoL3Bvd2VycGMvYm9vdC9kdHMvYnNjOTEzMnFkcy5kdHMNCj4gPiA+ID4gaW5k ZXggNmNhYjEwNi4uOTQwZDcxOSAxMDA2NDQNCj4gPiA+ID4gLS0tIGEvYXJjaC9wb3dlcnBjL2Jv b3QvZHRzL2JzYzkxMzJxZHMuZHRzDQo+ID4gPiA+ICsrKyBiL2FyY2gvcG93ZXJwYy9ib290L2R0 cy9ic2M5MTMycWRzLmR0cw0KPiA+ID4gPiBAQCAtMjksNiArMjksMjEgQEANCj4gPiA+ID4gIHNv Yzogc29jQGZmNzAwMDAwIHsNCj4gPiA+ID4gIHJhbmdlcyA9IDwweDAgMHgwIDB4ZmY3MDAwMDAg MHgxMDAwMDA+OyAgfTsNCj4gPiA+ID4gKw0KPiA+ID4gPiArcGNpMDogcGNpZUBmZjcwYTAwMCB7 DQo+ID4gPiA+ICtyZWcgPSA8MCAweGZmNzBhMDAwIDAgMHgxMDAwPjsNCj4gPiA+ID4gK3Jhbmdl cyA9IDwweDIwMDAwMDAgMHgwIDB4OTAwMDAwMDAgMCAweDkwMDAwMDAwIDB4MA0KPiA+ID4gPiAw eDIwMDAwMDAwDQo+ID4gPiA+ICsgIDB4MTAwMDAwMCAweDAgMHgwMDAwMDAwMCAwIDB4YzAwMTAw MDAgMHgwIDB4MTAwMDA+Ow0KPiA+ID4gPiArcGNpZUAwIHsNCj4gPiA+ID4gK3JhbmdlcyA9IDww eDIwMDAwMDAgMHgwIDB4OTAwMDAwMDANCj4gPiA+ID4gKyAgMHgyMDAwMDAwIDB4MCAweDkwMDAw MDAwDQo+ID4gPiA+ICsgIDB4MCAweDIwMDAwMDAwDQo+ID4gPiA+ICsNCj4gPiA+ID4gKyAgMHgx MDAwMDAwIDB4MCAweDANCj4gPiA+ID4gKyAgMHgxMDAwMDAwIDB4MCAweDANCj4gPiA+ID4gKyAg MHgwIDB4MTAwMDAwPjsNCj4gPiA+ID4gK307DQo+ID4gPiA+ICt9Ow0KPiA+ID4gPiAgfTsNCj4g PiA+ID4NCj4gPiA+ID4gIC9pbmNsdWRlLyAiYnNjOTEzMnFkcy5kdHNpIg0KPiA+ID4gPiBkaWZm IC0tZ2l0IGEvYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2ZzbC9ic2M5MTMyc2ktcG9zdC5kdHNpDQo+ ID4gPiA+IGIvYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2ZzbC9ic2M5MTMyc2ktcG9zdC5kdHNpDQo+ ID4gPiA+IGluZGV4IGM3MjMwNzEuLmI1ZjA3MTUgMTAwNjQ0DQo+ID4gPiA+IC0tLSBhL2FyY2gv cG93ZXJwYy9ib290L2R0cy9mc2wvYnNjOTEzMnNpLXBvc3QuZHRzaQ0KPiA+ID4gPiArKysgYi9h cmNoL3Bvd2VycGMvYm9vdC9kdHMvZnNsL2JzYzkxMzJzaS1wb3N0LmR0c2kNCj4gPiA+ID4gQEAg LTQwLDYgKzQwLDM0IEBADQo+ID4gPiA+ICBpbnRlcnJ1cHRzID0gPDE2IDIgMCAwIDIwIDIgMCAw PjsgIH07DQo+ID4gPiA+DQo+ID4gPiA+ICsvKiBjb250cm9sbGVyIGF0IDB4YTAwMCAqLw0KPiA+ ID4gPiArJnBjaTAgew0KPiA+ID4gPiArY29tcGF0aWJsZSA9ICJmc2wsYnNjOTEzMi1wY2llIiwg ImZzbCxxb3JpcS1wY2llLXYyLjIiOw0KPiA+ID4gPiArZGV2aWNlX3R5cGUgPSAicGNpIjsgI3Np emUtY2VsbHMgPSA8Mj47ICNhZGRyZXNzLWNlbGxzID0gPDM+Ow0KPiA+ID4gPiArYnVzLXJhbmdl ID0gPDAgMjU1PjsgaW50ZXJydXB0cyA9IDwxNiAyIDAgMD47DQo+ID4gPiA+ICsNCj4gPiA+ID4g K3BjaWVAMCB7DQo+ID4gPiA+ICtyZWcgPSA8MCAwIDAgMCAwPjsNCj4gPiA+ID4gKyNpbnRlcnJ1 cHQtY2VsbHMgPSA8MT47DQo+ID4gPiA+ICsjc2l6ZS1jZWxscyA9IDwyPjsNCj4gPiA+ID4gKyNh ZGRyZXNzLWNlbGxzID0gPDM+Ow0KPiA+ID4gPiArZGV2aWNlX3R5cGUgPSAicGNpIjsNCj4gPiA+ ID4gK2ludGVycnVwdHMgPSA8MTYgMiAwIDA+Ow0KPiA+ID4gPiAraW50ZXJydXB0LW1hcC1tYXNr ID0gPDB4ZjgwMCAwIDAgNz47DQo+ID4gPiA+ICsNCj4gPiA+ID4gK2ludGVycnVwdC1tYXAgPSA8 DQo+ID4gPiA+ICsvKiBJRFNFTCAweDAgKi8NCj4gPiA+ID4gKzAwMDAgMHgwIDB4MCAweDEgJm1w aWMgMHgwIDB4MiAweDAgMHgwDQo+ID4gPiA+ICswMDAwIDB4MCAweDAgMHgyICZtcGljIDB4MSAw eDIgMHgwIDB4MA0KPiA+ID4gPiArMDAwMCAweDAgMHgwIDB4MyAmbXBpYyAweDIgMHgyIDB4MCAw eDANCj4gPiA+ID4gKzAwMDAgMHgwIDB4MCAweDQgJm1waWMgMHgzIDB4MiAweDAgMHgwDQo+ID4g PiA+ICs+Ow0KPiA+ID4gPiArfTsNCj4gPiA+ID4gK307DQo+ID4gPiA+ICsNCj4gPiA+ID4gICZz b2Mgew0KPiA+ID4gPiAgI2FkZHJlc3MtY2VsbHMgPSA8MT47DQo+ID4gPiA+ICAjc2l6ZS1jZWxs cyA9IDwxPjsNCj4gPiA+ID4gZGlmZiAtLWdpdCBhL2FyY2gvcG93ZXJwYy9ib290L2R0cy9mc2wv YnNjOTEzMnNpLXByZS5kdHNpDQo+ID4gPiA+IGIvYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2ZzbC9i c2M5MTMyc2ktcHJlLmR0c2kNCj4gPiA+ID4gaW5kZXggMzAxYTlkYi4uOTBmNzk0OSAxMDA2NDQN Cj4gPiA+ID4gLS0tIGEvYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2ZzbC9ic2M5MTMyc2ktcHJlLmR0 c2kNCj4gPiA+ID4gKysrIGIvYXJjaC9wb3dlcnBjL2Jvb3QvZHRzL2ZzbC9ic2M5MTMyc2ktcHJl LmR0c2kNCj4gPiA+ID4gQEAgLTQ1LDYgKzQ1LDcgQEANCj4gPiA+ID4gIHNlcmlhbDAgPSAmc2Vy aWFsMDsNCj4gPiA+ID4gIGV0aGVybmV0MCA9ICZlbmV0MDsNCj4gPiA+ID4gIGV0aGVybmV0MSA9 ICZlbmV0MTsNCj4gPiA+ID4gK3BjaTAgPSAmcGNpMDsNCj4gPiA+ID4gIH07DQo+ID4gPiA+DQo+ ID4gPiA+ICBjcHVzIHsNCj4gPiA+ID4gLS0NCj4gPiA+ID4gMi4xLjAuMjcuZzk2ZGIzMjQNCj4g Pg0KPiA+IF9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fDQo+ ID4gTGludXhwcGMtZGV2IG1haWxpbmcgbGlzdA0KPiA+IExpbnV4cHBjLWRldkBsaXN0cy5vemxh YnMub3JnDQo+ID4gaHR0cHM6Ly9saXN0cy5vemxhYnMub3JnL2xpc3RpbmZvL2xpbnV4cHBjLWRl dg0K ^ permalink raw reply [flat|nested] 18+ messages in thread
end of thread, other threads:[~2016-01-29 11:41 UTC | newest]
Thread overview: 18+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2015-11-05 3:15 [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds Zhiqiang Hou
2015-11-05 3:15 ` Zhiqiang Hou
[not found] ` <1446693360-1578-1-git-send-email-Zhiqiang.Hou-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
2015-11-05 3:16 ` [PATCH V4 2/2] powerpc/85xx: Add PCIe controller support for bsc9132qds Zhiqiang Hou
2015-11-05 3:16 ` Zhiqiang Hou
2015-11-17 2:31 ` Hou Zhiqiang
2015-11-17 2:31 ` Hou Zhiqiang
[not found] ` <CY1PR0301MB07806A3A31D76967125054C28B1D0-YrwGdl+PljnwWZenWrSUgZwN6zqB+hSMnBOFsp37pqbUKgpGm//BTAC/G2K4zDHf@public.gmane.org>
2015-11-20 3:02 ` Scott Wood
2015-11-20 3:02 ` Scott Wood
2015-12-22 9:21 ` Zhiqiang Hou
2015-12-22 9:21 ` Zhiqiang Hou
2015-12-22 9:28 ` [PATCH V4 1/2] powerpc/fsl: Add PCI node in device tree of bsc9132qds Zhiqiang Hou
2015-12-22 9:28 ` Zhiqiang Hou
2016-01-27 6:47 ` Zhiqiang Hou
2016-01-27 6:47 ` Zhiqiang Hou
[not found] ` <HE1PR04MB09060D4FCE88CD7B3F1CBF9084D90-6LN7OEpIatWBkn9woE/rDM9NdZoXdze2vxpqHgZTriW3zl9H0oFU5g@public.gmane.org>
2016-01-27 14:23 ` Scott Wood
2016-01-27 14:23 ` Scott Wood
2016-01-29 11:26 ` Zhiqiang Hou
2016-01-29 11:26 ` Zhiqiang Hou
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.